)]}'
{
  "commit": "96cdb10a588d549ac5489f6959184f7237431b55",
  "tree": "7d25eacebbcc442affca52b7667427103b0702fd",
  "parents": [
    "f0a8fee43098d831ba6735c841a9d8a4f24e3ba3"
  ],
  "author": {
    "name": "johnnyr",
    "email": "johnny@ultimachine.com",
    "time": "Wed Dec 16 13:05:34 2020 -0600"
  },
  "committer": {
    "name": "johnnyr",
    "email": "johnny@ultimachine.com",
    "time": "Wed Dec 16 13:05:34 2020 -0600"
  },
  "message": "increase sim length, decrease counter resolution\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "9e2fdd6f0df84aad3423d49cd4df8ae4801ae41c",
      "old_mode": 57344,
      "old_path": "rapcores",
      "new_id": "803f182e81aad5dba582ca407086309232ce0112",
      "new_mode": 57344,
      "new_path": "rapcores"
    },
    {
      "type": "modify",
      "old_id": "3528f4743c2b0da5a6b354ef001eb8b0d3840de8",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/io_ports/io_ports_tb.v",
      "new_id": "4725a8070418057bf43499f0588ed7825d508668",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/io_ports/io_ports_tb.v"
    },
    {
      "type": "modify",
      "old_id": "fdb979e2d62bfcd7c2214203a28d60815c86f1de",
      "old_mode": 33188,
      "old_path": "verilog/rtl/rapcore_caravel.v",
      "new_id": "83edb5dd1c89a72bbc02fcab7d4ed37750391dac",
      "new_mode": 33188,
      "new_path": "verilog/rtl/rapcore_caravel.v"
    }
  ]
}