)]}'
{
  "commit": "201dd34739bfdec9a378306250a2ae0cd092ec51",
  "tree": "cd40371441af106c7b3ebe55811d8154d8c02150",
  "parents": [
    "d76045b87b2989989b2b328f551b10e7b2d32c27"
  ],
  "author": {
    "name": "Tonokip",
    "email": "tonokip@gmail.com",
    "time": "Tue Dec 15 01:49:03 2020 -0600"
  },
  "committer": {
    "name": "Tonokip",
    "email": "tonokip@gmail.com",
    "time": "Tue Dec 15 01:49:03 2020 -0600"
  },
  "message": "0 LVS errors on rapcores 2035c297d using proj_example variant as a top layer abstraction for rapcore\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "e0d8c8c0a9edbfe96d657320656dcd7d923d9e2d",
      "old_mode": 33188,
      "old_path": "openlane/rapcore/config.tcl",
      "new_id": "dedf770ae750e2d47b873b80abd8c809f8930f27",
      "new_mode": 33188,
      "new_path": "openlane/rapcore/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "fc75c0896880210c4383d6a1d8d613a273f96a4d",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "9d39d795af8216e25392a793a01dbdd612b5f35c",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "0552da8b00c17da73695e3d3c0c016b67ae6157e",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/interactive.tcl",
      "new_id": "8071f0cf7713bef9fc114687663da0e23e7d2081",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/interactive.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f3daa80172b3fc80838a3760f602eeb128454bf6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/rapcore_caravel.v"
    },
    {
      "type": "modify",
      "old_id": "fb0b56c8341c793fd853dbd4f4a74ef3a8ecc580",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "c9c962b746d5f6377496d052dc7a219f32be89de",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}