)]}'
{
  "commit": "b78e1c1b303373a41e7a4901008735070424a88e",
  "tree": "221f8d224b6101805fb9297181e8d0c9e8ef09ab",
  "parents": [
    "0c0324003d728113a2379c191f41f9984a19e11b"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Fri Oct 09 11:51:48 2020 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Fri Oct 09 11:51:48 2020 -0400"
  },
  "message": "Added management flash SPI pass-through mode testbench and debugged it.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "9f185c0ca48045eadddeee087d6d6ff2a7ba831a",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/Makefile",
      "new_id": "b2e847dd1208bff650ce41a8aa561ebaec23a7a3",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "32d51ceebf951a76a9ae61045fa40b1803d239e8",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/pass_thru/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d31b31fbf6fe7b48cb509d909eaa61ea9c30dedb",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/pass_thru/pass_thru.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e00c85fe6a20d9553166a5b0b6e750bb712d48b5",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/pass_thru/pass_thru_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a7a81ebc78b85038ce1e9545b28256f8698681ee",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ed7456782dc225436dcbf5621d37cc3dda802706",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer/timer.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "0cc67fd904dbc6a2bcc550c4037b65799c8640ab",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer/timer_tb.v"
    },
    {
      "type": "modify",
      "old_id": "0a1cce683953881bc9b8b47d4bf3ff52d671a53a",
      "old_mode": 33188,
      "old_path": "verilog/rtl/housekeeping_spi.v",
      "new_id": "c6a48605c3df0b4032e5712fcd08e20f3ad9d7d8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/housekeeping_spi.v"
    },
    {
      "type": "modify",
      "old_id": "2d0b6feb01c3d146546b9e6a1d494ea6f7e5addf",
      "old_mode": 33188,
      "old_path": "verilog/rtl/spimemio.v",
      "new_id": "074fff7bf5949ccf85d4c767353f8209528483f9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/spimemio.v"
    }
  ]
}