)]}'
{
  "commit": "6d9739daf9049ade53d95f23fe209ac73a31dab7",
  "tree": "4e994b535b93712490ed7dd975da1c513bee5e4c",
  "parents": [
    "60aeb5f8651cd88e3b7cb1b4982f6a992e6eef48"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Mon Oct 19 11:00:49 2020 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Mon Oct 19 11:00:49 2020 -0400"
  },
  "message": "Removed references to \"Mega-Project\" and replaced them with \"User Project\".\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "5c05935a73e38ba309c7f19f94ad70e125e535d5",
      "old_mode": 33188,
      "old_path": "verilog/rtl/README",
      "new_id": "bc1d751073bcc0149b35b36f8ce6d12a7c587819",
      "new_mode": 33188,
      "new_path": "verilog/rtl/README"
    },
    {
      "type": "modify",
      "old_id": "b5fcff91df264455f7a00c412f69f06b4547e881",
      "old_mode": 33188,
      "old_path": "verilog/rtl/caravel.v",
      "new_id": "b10928c94ea9a277fe9b8a08c3634a0202ab6f8a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/caravel.v"
    },
    {
      "type": "modify",
      "old_id": "9ea31ce6d4d0ca8bfb1f095c82bcb1ab1b0eac8f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/chip_io.v",
      "new_id": "36b08df264964714691cc881eed24b45f842dfb8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/chip_io.v"
    },
    {
      "type": "modify",
      "old_id": "45f65a4bfbd2dedcf40a343e9ecd028fad90366e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mgmt_core.v",
      "new_id": "0719dc135cd8172dc8806cd1a19e1d91205d34e9",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mgmt_core.v"
    },
    {
      "type": "modify",
      "old_id": "91dfbd5d58579a7a1c39c8a88edc26fccdcaeba9",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mgmt_soc.v",
      "new_id": "6778da07cab7448f583f6c2cdde1eccd8118f9ec",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mgmt_soc.v"
    }
  ]
}