)]}'
{
  "commit": "c7b87449b463caf938bd24fabf4a7c2ede187cce",
  "tree": "1a19ca02c53a64c3b3804c901f336d59c0bd19bd",
  "parents": [
    "4743dc9575dcf7392831d7679bc643d4ac7c7c4d"
  ],
  "author": {
    "name": "Anthony Kung",
    "email": "hi@anth.dev",
    "time": "Thu Dec 24 07:42:27 2020 -0500"
  },
  "committer": {
    "name": "Anthony Kung",
    "email": "hi@anth.dev",
    "time": "Thu Dec 24 07:42:27 2020 -0500"
  },
  "message": "Added Automated Testing For Test #3\n\n- Enabled automated testing for test case 3\n\nCo-authored-by: Kevin Dai \u003ckevindai02@outlook.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "8265b9d32f12c8ec11a7bd1e6748347c44b57d6d",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/test3/Makefile",
      "new_id": "19efa0dbb519ddd973a6649b8fdd1bc10cbed4c5",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/test3/Makefile"
    },
    {
      "type": "modify",
      "old_id": "40f7a487b5e288f96f0f6db3255df54cde917691",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/test3/README.md",
      "new_id": "ee18d637029df41d1db91ec3b54facbb6bfa0f96",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/test3/README.md"
    },
    {
      "type": "modify",
      "old_id": "7a17de4797a018d1de2c6dd5dae988ed18518f21",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/test3/test3.c",
      "new_id": "b653400cd6a015e08d5305bb62bdc1e752c45eea",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/test3/test3.c"
    },
    {
      "type": "modify",
      "old_id": "7e94c3aa814c1325a0d57f29dade03acc8407cb4",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/test3/test3_tb.v",
      "new_id": "23f778d028931b9f807f954a24d4f8fee5f42117",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/test3/test3_tb.v"
    }
  ]
}