)]}'
{
  "commit": "baee876bc941d8d24a3f96afb3de6126c641755d",
  "tree": "4b64653c77153f15acba14a7d4c59fce4e2bd25d",
  "parents": [
    "b21e6a1b2670e4956e4de3ca0db5c75f815ff8d6"
  ],
  "author": {
    "name": "root",
    "email": "hi@anth.dev",
    "time": "Sun Dec 20 06:37:30 2020 -0500"
  },
  "committer": {
    "name": "root",
    "email": "hi@anth.dev",
    "time": "Sun Dec 20 06:37:30 2020 -0500"
  },
  "message": "Updated single core processor\n\n- It is officially single core now :C\n  don\u0027t have the time to make dual core work\n\n- There are some problem with gate level tests\n  need to find a way to fix it soon\n\nCo-authored-by: Kevin Dai \u003ckevindai02@outlook.com\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "f6afa4b75833f194b580d42e3c71268d9e8a86cd",
      "old_mode": 33188,
      "old_path": "def/user_project_wrapper.def",
      "new_id": "f6d2b2896e5ed11b8f14d3df4ddc776a556d2ecb",
      "new_mode": 33188,
      "new_path": "def/user_project_wrapper.def"
    },
    {
      "type": "modify",
      "old_id": "a4a2bd09a3168884d65bbe49df9a1187e17c80f9",
      "old_mode": 33188,
      "old_path": "gds/caravel.gds.gz",
      "new_id": "a72639c0883b11172ec878425af7e5bafbd41267",
      "new_mode": 33188,
      "new_path": "gds/caravel.gds.gz"
    },
    {
      "type": "modify",
      "old_id": "d729e240f4d7039ed85d599965ebf90bd73bcbe8",
      "old_mode": 33188,
      "old_path": "gds/caravel.old.gds.gz",
      "new_id": "a4a2bd09a3168884d65bbe49df9a1187e17c80f9",
      "new_mode": 33188,
      "new_path": "gds/caravel.old.gds.gz"
    },
    {
      "type": "modify",
      "old_id": "994f7e30cbd438ebe66e0c43ff7745cca38d9ad1",
      "old_mode": 33188,
      "old_path": "gds/user_project_wrapper.gds.gz",
      "new_id": "c776c62fcd1729d4e00e24de86c60186ba96bbc9",
      "new_mode": 33188,
      "new_path": "gds/user_project_wrapper.gds.gz"
    },
    {
      "type": "modify",
      "old_id": "9881cab77dfe5381347764b84d7cb67d5707347e",
      "old_mode": 33188,
      "old_path": "lef/user_project_wrapper.lef",
      "new_id": "c3174d2587cf93f3e6f9556c0417912d3e91eb49",
      "new_mode": 33188,
      "new_path": "lef/user_project_wrapper.lef"
    },
    {
      "type": "modify",
      "old_id": "c28a0bf68564d4f7975386331d45b5b87966e8da",
      "old_mode": 33188,
      "old_path": "mag/user_project_wrapper.mag",
      "new_id": "27283d0ac25c927ac8cdd7997c0c84d9fe8f126a",
      "new_mode": 33188,
      "new_path": "mag/user_project_wrapper.mag"
    },
    {
      "type": "modify",
      "old_id": "c50b1dfb45ef6cfd0ed3a2ebfab8d72659d8f562",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "bb136ec0487678bb2b67b20339cb439a5f1d40f9",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "861932bcafc33e14b4c1feca68900d915707c878",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/interactive.tcl",
      "new_id": "2c0afcb4f0a2c67072f03129d33a58aad9fa7c88",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/interactive.tcl"
    },
    {
      "type": "modify",
      "old_id": "3bd8310155edd8ba35e1d58dc66468119f5a0612",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/Makefile",
      "new_id": "ab8d6bdfa557600713d28746697c0128a0e3adf2",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test1/Makefile"
    },
    {
      "type": "delete",
      "old_id": "46b353ff09398aa0566e27a2fb146aa47b0f6634",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/dump.vcd.gz",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "eab77f85c6afd52f152556a755a5744a21bf0f9d",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/test1_tb.v",
      "new_id": "6cd1a5cf80c1d29af8e1cb36afa2fb3f523a0450",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test1/test1_tb.v"
    },
    {
      "type": "delete",
      "old_id": "43e9ba2bf3c0655f308d2f281a64b484af7141cd",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test2/dump.vcd.gz",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "6e835e93995bbcdb47afcb0881037582577e33be",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test3/dump.vcd.gz",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "f54745ce4d089ac5366addb84a399393adf8b2f9",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test4/dump.vcd.gz",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "38aecc39a7fbb4163e9904fabd89b21dd432deab",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test5/dump.vcd.gz",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "a67a696851d120f1d6db1a9fc5a8020c1894ffff",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test6/dump.vcd.gz",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "9697c5f3720768d940a864504bdb42aaf0998657",
      "old_mode": 33188,
      "old_path": "verilog/rtl/hs32_user_proj/hs32_wrapper.v",
      "new_id": "582de2f12a411cb1506f9db2bf9c1360956e41e0",
      "new_mode": 33188,
      "new_path": "verilog/rtl/hs32_user_proj/hs32_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "c30ea37e520dc8ab01c28ffe180458fab88496a8",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "19a8204e4a2b12f71db1f2c9fd4543422ba31acb",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    },
    {
      "type": "modify",
      "old_id": "2a1e3478f03fde5959a90ea0c28cf77f2fc6fd79",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_project_wrapper.v",
      "new_id": "f29c1348395a985569b298c1f3d791fbf47c7f3b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_project_wrapper.v"
    }
  ]
}