)]}'
{
  "commit": "9aabc3b94cb6fbfebe442643fef03d8e798d0802",
  "tree": "ca4afb54b6c623842c2f08c77c587fe0dc29e72a",
  "parents": [
    "29db87126de0aad2607f4be90363264090caf895"
  ],
  "author": {
    "name": "Kevin",
    "email": "kevindai02@outlook.com",
    "time": "Wed Dec 16 03:10:51 2020 -0500"
  },
  "committer": {
    "name": "Kevin",
    "email": "kevindai02@outlook.com",
    "time": "Wed Dec 16 03:10:51 2020 -0500"
  },
  "message": "Worked on verification\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "62b8813198c570dea48c621911befad6ff0c6e51",
      "old_mode": 33188,
      "old_path": ".gitignore",
      "new_id": "144d6b6ec6a938beaf0d2fc5cd7ef071af38c8e1",
      "new_mode": 33188,
      "new_path": ".gitignore"
    },
    {
      "type": "modify",
      "old_id": "fc0e454640d3e40083864236ce718fa800214aaf",
      "old_mode": 33188,
      "old_path": "macros/bm/sram_1rw1r_32_256_8_sky130.v",
      "new_id": "d87acb8c8946bf6051358b7b6904ef38f66e1b9e",
      "new_mode": 33188,
      "new_path": "macros/bm/sram_1rw1r_32_256_8_sky130.v"
    },
    {
      "type": "modify",
      "old_id": "2a6b6a2030b1b33f33ce5999014d795f9533b7db",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/core1.c",
      "new_id": "9a43a72fd60514040b9079c4234ff6d6c2a05e7b",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test1/core1.c"
    },
    {
      "type": "modify",
      "old_id": "ac36b0038ee64227ed0b4f80626f7a3d73d83baf",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/core1_tb.v",
      "new_id": "bd68e0d1c337c9f3de85aaff6912e58fd3c1ed9d",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test1/core1_tb.v"
    },
    {
      "type": "modify",
      "old_id": "0883c3ef6a23d05d6ee7e974cf0d6e3ea20bea5b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/hs32_user_proj/hs32_core1.v",
      "new_id": "e940b14271048da0ab3cd6a5eda7711e9d22b364",
      "new_mode": 33188,
      "new_path": "verilog/rtl/hs32_user_proj/hs32_core1.v"
    },
    {
      "type": "modify",
      "old_id": "512eeba101ecedd60a5466e57a7ef15f5229cd83",
      "old_mode": 57344,
      "old_path": "verilog/rtl/hs32cpu",
      "new_id": "0d18a8d624373d4b7929d92b7dfcbec2b6c3acd1",
      "new_mode": 57344,
      "new_path": "verilog/rtl/hs32cpu"
    }
  ]
}