)]}'
{
  "commit": "0753acd2dd42a736649c149107ff01b089f951f8",
  "tree": "68ba2d2d32da00e1491ef87a02ba0af99c3a87a4",
  "parents": [
    "9aabc3b94cb6fbfebe442643fef03d8e798d0802"
  ],
  "author": {
    "name": "Kevin",
    "email": "kevindai02@outlook.com",
    "time": "Thu Dec 17 20:42:18 2020 -0500"
  },
  "committer": {
    "name": "Kevin",
    "email": "kevindai02@outlook.com",
    "time": "Thu Dec 17 20:42:18 2020 -0500"
  },
  "message": "Added tests.\n\nCo-authored-by: Anthony Kung \u003chi@anth.dev\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "d87acb8c8946bf6051358b7b6904ef38f66e1b9e",
      "old_mode": 33188,
      "old_path": "macros/bm/sram_1rw1r_32_256_8_sky130.v",
      "new_id": "84d75142cf1bfc439dce9725554a7fcc9e99732e",
      "new_mode": 33188,
      "new_path": "macros/bm/sram_1rw1r_32_256_8_sky130.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e6f909c13bb9c5cf27e204883341e478b03dc3a1",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1mem/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "afdc507ff66f0180d118d4303ecc51afb28c0421",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1mem/README.md"
    },
    {
      "type": "rename",
      "old_id": "9a43a72fd60514040b9079c4234ff6d6c2a05e7b",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/core1.c",
      "new_id": "1ced2fff36a8183ac5637f63544beaa7b5f6afd9",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1mem/mem.c",
      "score": 63
    },
    {
      "type": "copy",
      "old_id": "bd68e0d1c337c9f3de85aaff6912e58fd3c1ed9d",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/core1_tb.v",
      "new_id": "ba9d7f1eacfeeb3334a90aea724339727c92b217",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1mem/mem_tb.v",
      "score": 79
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "361d82b741ee1d670de9c642475c1c455ebcb47c",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1mem/tb.gtkw"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "245b54a80e98b9e29506f40d72502f9751837004",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test1.no/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4c5d2b209cc51037ef290577bfe097051731c7a9",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test1.no/README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "62050ede7ebaeca07e4335763ffa5be11d0d72cb",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test1.no/tb.gtkw"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "4a9d68706c673dc147f7c8b3963b73c9649bd510",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test1.no/test1.c"
    },
    {
      "type": "rename",
      "old_id": "bd68e0d1c337c9f3de85aaff6912e58fd3c1ed9d",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/core1_tb.v",
      "new_id": "d73c543d44cff243f836c97afa79a3731a169044",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test1.no/test1_tb.v",
      "score": 95
    },
    {
      "type": "modify",
      "old_id": "90ca8b0fee6afa078928a3650bb9f5fbc53ba0a9",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/Makefile",
      "new_id": "245b54a80e98b9e29506f40d72502f9751837004",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test1/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "afdc507ff66f0180d118d4303ecc51afb28c0421",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test1/README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "361d82b741ee1d670de9c642475c1c455ebcb47c",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test1/tb.gtkw"
    },
    {
      "type": "copy",
      "old_id": "9a43a72fd60514040b9079c4234ff6d6c2a05e7b",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/core1.c",
      "new_id": "1ced2fff36a8183ac5637f63544beaa7b5f6afd9",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test1/test1.c",
      "score": 63
    },
    {
      "type": "copy",
      "old_id": "bd68e0d1c337c9f3de85aaff6912e58fd3c1ed9d",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/core1_tb.v",
      "new_id": "433d28ef674983b60d178cdd2da99e8f1793aa66",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test1/test1_tb.v",
      "score": 80
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "245b54a80e98b9e29506f40d72502f9751837004",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test2/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "873dfbd9d288739023a415e6b8f7ba14cb3bf5db",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test2/README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "361d82b741ee1d670de9c642475c1c455ebcb47c",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test2/tb.gtkw"
    },
    {
      "type": "copy",
      "old_id": "9a43a72fd60514040b9079c4234ff6d6c2a05e7b",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/core1.c",
      "new_id": "6e4441c75579e69d2f72e8c7bc4b78f1926d3a9b",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test2/test1.c",
      "score": 60
    },
    {
      "type": "copy",
      "old_id": "bd68e0d1c337c9f3de85aaff6912e58fd3c1ed9d",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/core1_tb.v",
      "new_id": "433d28ef674983b60d178cdd2da99e8f1793aa66",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test2/test1_tb.v",
      "score": 79
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "245b54a80e98b9e29506f40d72502f9751837004",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test3/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1f3103317bdf8ac08a1bc27884462503d34a5c2d",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test3/README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "361d82b741ee1d670de9c642475c1c455ebcb47c",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test3/tb.gtkw"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7a17de4797a018d1de2c6dd5dae988ed18518f21",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test3/test1.c"
    },
    {
      "type": "copy",
      "old_id": "bd68e0d1c337c9f3de85aaff6912e58fd3c1ed9d",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/core1_tb.v",
      "new_id": "433d28ef674983b60d178cdd2da99e8f1793aa66",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test3/test1_tb.v",
      "score": 79
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "245b54a80e98b9e29506f40d72502f9751837004",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test4/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "32024b67080598814ca79b51ec1bf35b259c9227",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test4/README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "361d82b741ee1d670de9c642475c1c455ebcb47c",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test4/tb.gtkw"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c8db3ade7bc203f866b917c19d728dc82d7e0f41",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test4/test1.c"
    },
    {
      "type": "copy",
      "old_id": "bd68e0d1c337c9f3de85aaff6912e58fd3c1ed9d",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/core1_tb.v",
      "new_id": "433d28ef674983b60d178cdd2da99e8f1793aa66",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test4/test1_tb.v",
      "score": 79
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "245b54a80e98b9e29506f40d72502f9751837004",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test5/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "32024b67080598814ca79b51ec1bf35b259c9227",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test5/README.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "361d82b741ee1d670de9c642475c1c455ebcb47c",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test5/tb.gtkw"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c8db3ade7bc203f866b917c19d728dc82d7e0f41",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test5/test1.c"
    },
    {
      "type": "copy",
      "old_id": "bd68e0d1c337c9f3de85aaff6912e58fd3c1ed9d",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/hs32_soc/core1test1/core1_tb.v",
      "new_id": "433d28ef674983b60d178cdd2da99e8f1793aa66",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/core1test5/test1_tb.v",
      "score": 79
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a52a4fdf8c259f9adc32e2a397cfe1f3f2cedf7e",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/inst2c.cpp"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "d1d9289bc1db57789b73dd2b3c266abbd7d72b14",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/hs32_soc/isa_formal.md"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8a7fee889fe99648e3a39479235696e7e797fcef",
      "new_mode": 33188,
      "new_path": "verilog/rtl/hs32_user_proj/hs32_aic.v"
    },
    {
      "type": "modify",
      "old_id": "40610d942a7f64ba5a11e36078354f71837924ec",
      "old_mode": 33188,
      "old_path": "verilog/rtl/hs32_user_proj/hs32_bram_ctl.v",
      "new_id": "f9d4ab3c4d2876b9b08b399f6ea1bb9f06424ac1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/hs32_user_proj/hs32_bram_ctl.v"
    },
    {
      "type": "modify",
      "old_id": "e940b14271048da0ab3cd6a5eda7711e9d22b364",
      "old_mode": 33188,
      "old_path": "verilog/rtl/hs32_user_proj/hs32_core1.v",
      "new_id": "498fc20889e51e548ab6b6f4dd7bad5385f5c6db",
      "new_mode": 33188,
      "new_path": "verilog/rtl/hs32_user_proj/hs32_core1.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e69de29bb2d1d6434b8b29ae775ad8c2e48c5391",
      "new_mode": 33188,
      "new_path": "verilog/rtl/hs32_user_proj/hs32_filter.v"
    },
    {
      "type": "modify",
      "old_id": "318f5df35d08419646d8147b505aa59c37366df4",
      "old_mode": 33188,
      "old_path": "verilog/rtl/hs32_user_proj/hs32_intercon.v",
      "new_id": "291efc44d49c9d26f67673804adbb2fb64b4913d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/hs32_user_proj/hs32_intercon.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "5aec73ff2912d7ba75293d75ab3a938ab5265597",
      "new_mode": 33188,
      "new_path": "verilog/rtl/hs32_user_proj/hs32_timer.v"
    },
    {
      "type": "modify",
      "old_id": "86fae9660b9f3ee6ced0046263f804b336665b2b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/hs32_user_proj/hs32_wrapper.v",
      "new_id": "9ef652f4851d33bcc4f371899fff0bb51dc82c7a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/hs32_user_proj/hs32_wrapper.v"
    },
    {
      "type": "modify",
      "old_id": "0d18a8d624373d4b7929d92b7dfcbec2b6c3acd1",
      "old_mode": 57344,
      "old_path": "verilog/rtl/hs32cpu",
      "new_id": "59961ec3bad9d5d7409151edf3cccd05aeb62f8a",
      "new_mode": 57344,
      "new_path": "verilog/rtl/hs32cpu"
    }
  ]
}