[OpenPhySyn] [2020-11-11 03:14:13.320] [info] Loaded 6 transforms.
[OpenPhySyn] [2020-11-11 03:14:13.697] [info] OpenPhySyn: 1.8.1
Warning: /project/openlane/simple_por/runs/simple_por/tmp/opt.lib, line 36 default_operating_condition ss_150C_1v65 not found.
Notice 0: Reading LEF file:  /project/openlane/simple_por/runs/simple_por/tmp/merged_unpadded.lef
Notice 0:     Created 13 technology layers
Notice 0:     Created 25 technology vias
Notice 0:     Created 69 library cells
Notice 0: Finished LEF file:  /project/openlane/simple_por/runs/simple_por/tmp/merged_unpadded.lef
Notice 0: 
Reading DEF file: /project/openlane/simple_por/runs/simple_por/tmp/placement/replace.def
Notice 0: Design: simple_por
Notice 0:     Created 3 pins.
Notice 0:     Created 3 components and 18 component-terminals.
Notice 0:     Created 5 nets and 5 connections.
Notice 0: Finished DEF file: /project/openlane/simple_por/runs/simple_por/tmp/placement/replace.def
Error: base.sdc, 1 can't read "::env(CLOCK_PORT)": no such variable
=============== Initial Reports =============
No paths found.
Capacitance violations: 0
Transition violations: 0
wns 0.00
tns 0.00
Initial area: 527 um2
OpenPhySyn timing repair:
[OpenPhySyn] [2020-11-11 03:14:13.774] [info] Invoking repair_timing transform
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Buffer library: sky130_fd_sc_hvl__buf_16, sky130_fd_sc_hvl__buf_4, sky130_fd_sc_hvl__buf_32
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Inverter library: None
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Buffering: enabled
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Driver sizing: enabled
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Pin-swapping: enabled
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Mode: Timing-Driven
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Iteration 1
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] No more violations or cannot find more optimal buffer
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Runtime: 0s
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Buffers: 0
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Resize up: 0
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Resize down: 0
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Pin Swap: 0
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Buffered nets: 0
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Fanout violations: 0
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Transition violations: 0
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Capacitance violations: 0
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Slack gain: 0.0
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Initial area: 53
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] New area: 53
[OpenPhySyn] [2020-11-11 03:14:13.784] [info] Finished repair_timing transform (0)
Added/updated 0 cells
=============== Final Reports =============
No paths found.
Capacitance violations: 0
Transition violations: 0
wns 0.00
tns 0.00
Final area: 527 um2
Export optimized design