)]}'
{
  "commit": "c5265b80121a1cfca92cd2fdea7bdc375fb860bd",
  "tree": "d9521ddc48757c63709e36331f1574f2cdd23870",
  "parents": [
    "ef8312e0e966922a17c0d76b5a1e1f608703c6f3"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Fri Sep 25 17:08:59 2020 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Fri Sep 25 17:08:59 2020 -0400"
  },
  "message": "Corrected some things from the initial pass of removing unused GPIO\nsignals and analog signals, and converting from EFS8A to sky130A.\nClose to being able to simulate, with some hand-editing of the\nstandard cell library files.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "719e42bb0f9209271dc4873554a55388fbe434d6",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/gpio/Makefile",
      "new_id": "95fcbf5878ceb35bb62d73da4076ed50f29e18c3",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "dd2e7fedb7fbed96588a28aa83491953dcd2ac6f",
      "new_mode": 33261,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio.hex"
    },
    {
      "type": "modify",
      "old_id": "40fffaa631dc9eec1f5c519db599ffe34f46c3c1",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio_tb.v",
      "new_id": "fa095ebeaacbeba8a3b6a2c39ce95b61afdbbc05",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio_tb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "9a0520bc22a55e8ac116e4d19fd4cff5d64642a9",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/make.log"
    },
    {
      "type": "modify",
      "old_id": "07ea2087018a6c43c919682b27f1e2ba17965dc3",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/hkspi/Makefile",
      "new_id": "18a16065d94fb380f3992ee3b6f4bf69b875812e",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/hkspi/Makefile"
    },
    {
      "type": "modify",
      "old_id": "fc8529180f4674d2912f7e48d0ec6f0e8fd0885f",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/mem/Makefile",
      "new_id": "3f25ca2894827208ab2128b5d0e6e059069ed940",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mem/Makefile"
    },
    {
      "type": "modify",
      "old_id": "3b396d76fb43a24d685aa0072171f35b9d83cf7f",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/Makefile",
      "new_id": "ed08e543463d69c84a315add0dad13f2535bc599",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/Makefile"
    },
    {
      "type": "modify",
      "old_id": "b24bd84c2b15d5cf7d651175dc3523af66694a01",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/perf/Makefile",
      "new_id": "bb9c3ba3afab6af1ae65d5c35656cac2b892002c",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/perf/Makefile"
    },
    {
      "type": "modify",
      "old_id": "a4a14a688a1809b8bbf7f300c0566b5410b1e760",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/sysctrl/Makefile",
      "new_id": "dbd8e0dbbcc593dc6ff236f3a4db25f1bc3cb39f",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/sysctrl/Makefile"
    },
    {
      "type": "modify",
      "old_id": "3ce3936d4b0da5a686e5387b52a2c4ce45a572e8",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/uart/Makefile",
      "new_id": "835a68fac9ddb02132f2b693ee4b81f4cec9c693",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/uart/Makefile"
    },
    {
      "type": "modify",
      "old_id": "7cba9d4a9262a4248f13a60e83bde23af8e6f2ef",
      "old_mode": 33188,
      "old_path": "verilog/rtl/caravel.v",
      "new_id": "16d7d7da24067a4661b19b12b3485dd569c36734",
      "new_mode": 33188,
      "new_path": "verilog/rtl/caravel.v"
    },
    {
      "type": "modify",
      "old_id": "df0ca62c54d6badf056855880f33cbf1c0d5120c",
      "old_mode": 33188,
      "old_path": "verilog/rtl/chip_io.v",
      "new_id": "f3bba5e799fb42841b890b31ddc7ccfc57b6c8f8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/chip_io.v"
    },
    {
      "type": "modify",
      "old_id": "0efe7bba990eded3f30f7d902fceb0e17678106a",
      "old_mode": 33188,
      "old_path": "verilog/rtl/digital_pll.v",
      "new_id": "0f22108ff069433b9c3753c36d6a3f673a3597dc",
      "new_mode": 33188,
      "new_path": "verilog/rtl/digital_pll.v"
    },
    {
      "type": "modify",
      "old_id": "5f014ce154346c55d3514c04f43535e4e687677e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/gpio_wb.v",
      "new_id": "9c550473ccb34f4dd5a61ee3ac3a5f81ccd751f2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/gpio_wb.v"
    },
    {
      "type": "modify",
      "old_id": "b95915583bbd781a24673e45a8fd6378fcc9440a",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mgmt_core.v",
      "new_id": "ed0c79d6d829199daf3e22924b93dad6de74887f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mgmt_core.v"
    },
    {
      "type": "modify",
      "old_id": "4363c007a5c47b77c1a424f792b75f79eb54f6c6",
      "old_mode": 33188,
      "old_path": "verilog/rtl/ring_osc2x13.v",
      "new_id": "c0531bd5a2c79747c332a92e6d55648d193299d7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/ring_osc2x13.v"
    },
    {
      "type": "modify",
      "old_id": "05861cd2d5be72a47ced4480b5fa457d66ed5322",
      "old_mode": 33188,
      "old_path": "verilog/rtl/sysctrl.v",
      "new_id": "9d66e661b7a0513905143e781c34a76bb2cf401e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/sysctrl.v"
    }
  ]
}