)]}'
{
  "commit": "49e2c187475c37294d48459aac6cb1e3d96d676a",
  "tree": "9f719376b948c83a8913b66bad57cb09b98b7f54",
  "parents": [
    "c5265b80121a1cfca92cd2fdea7bdc375fb860bd"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Sat Sep 26 22:08:16 2020 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Sat Sep 26 22:08:16 2020 -0400"
  },
  "message": "Some minor updates to the testbench Makefiles and verilog.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "95fcbf5878ceb35bb62d73da4076ed50f29e18c3",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/gpio/Makefile",
      "new_id": "dd34c5929ff364203c6111b9b66fbd8993013349",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/Makefile"
    },
    {
      "type": "modify",
      "old_id": "0d9caf56cd0ba381be0a05ba9372e2e1d2482efd",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio.c",
      "new_id": "4dbacc68824cf8497d40d2f2d1543a1e43ae3161",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio.c"
    },
    {
      "type": "modify",
      "old_id": "dd2e7fedb7fbed96588a28aa83491953dcd2ac6f",
      "old_mode": 33261,
      "old_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio.hex",
      "new_id": "667a214098cfe84847b64608022b71f59e1b5700",
      "new_mode": 33261,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio.hex"
    },
    {
      "type": "modify",
      "old_id": "fa095ebeaacbeba8a3b6a2c39ce95b61afdbbc05",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio_tb.v",
      "new_id": "41856ac70bf3f257672dd7f5674fe5b28145163c",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/gpio_tb.v"
    },
    {
      "type": "modify",
      "old_id": "18a16065d94fb380f3992ee3b6f4bf69b875812e",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/hkspi/Makefile",
      "new_id": "31a859c68905c49f3267f1cd8bc551a14e4365c8",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/hkspi/Makefile"
    },
    {
      "type": "modify",
      "old_id": "3f25ca2894827208ab2128b5d0e6e059069ed940",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/mem/Makefile",
      "new_id": "02e036b8be7829a2ef53aaca12da62799af1265e",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mem/Makefile"
    },
    {
      "type": "modify",
      "old_id": "ed08e543463d69c84a315add0dad13f2535bc599",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/Makefile",
      "new_id": "e60de7e0998460969cfcdf4ed9ebe4c45d402876",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/Makefile"
    },
    {
      "type": "modify",
      "old_id": "bb9c3ba3afab6af1ae65d5c35656cac2b892002c",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/perf/Makefile",
      "new_id": "00c9aee0aa999eddac2800c7574623e95fee17b2",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/perf/Makefile"
    },
    {
      "type": "modify",
      "old_id": "dbd8e0dbbcc593dc6ff236f3a4db25f1bc3cb39f",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/sysctrl/Makefile",
      "new_id": "28c604bd99ddab35ee16363aee60614d44c64ffa",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/sysctrl/Makefile"
    },
    {
      "type": "modify",
      "old_id": "835a68fac9ddb02132f2b693ee4b81f4cec9c693",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/uart/Makefile",
      "new_id": "0957ab996f047f6ff16be5ed5b569b4b963959de",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/uart/Makefile"
    },
    {
      "type": "modify",
      "old_id": "bf21144176223724d2d75f640166308119ca7f70",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/uart/uart.c",
      "new_id": "bd4b67de44f2c0d2d870ec6470b8855ad11f65fc",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/uart/uart.c"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bb0c729bded1b13c3dbe172506af8288dbcff26c",
      "new_mode": 33261,
      "new_path": "verilog/dv/caravel/mgmt_soc/uart/uart.hex"
    },
    {
      "type": "modify",
      "old_id": "80bc0b4e46ad9ae591d7be92404d76baa1db4194",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/uart/uart_tb.v",
      "new_id": "4f879fe33f24909cae9ff57f67b02ca5f4412550",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/uart/uart_tb.v"
    }
  ]
}
