)]}'
{
  "commit": "4286ae1893985e072316ab95a6dee39be3a7eff2",
  "tree": "f827e9686bb80664fa0e425f1e121ef33c31002e",
  "parents": [
    "f645a847f3eb4082ad3f0bbc83819f663b12e80b"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Sun Oct 11 14:52:01 2020 -0400"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Sun Oct 11 14:52:01 2020 -0400"
  },
  "message": "Made a change to all of the testbench Makefiles to define PDK_PATH as the\nroot of the PDK, and pass this to iverilog with the -I option.  This lets\nthe PDK location be passed to \"make\" when the testbench is run, and lets\nthe top-level verilog not contain absolute paths to the PDK.  Also:\nreplaced the s8iom0s8.v with sky130_fd_io.v, which is currently just a\nhack since the pad names have not changed;  I have just copied my I/O\nlibrary file to the new location and file name.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "dd34c5929ff364203c6111b9b66fbd8993013349",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/gpio/Makefile",
      "new_id": "fcbea2241470578c894a2c9dff6b209f9259ad73",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/gpio/Makefile"
    },
    {
      "type": "modify",
      "old_id": "b3930e2b305329bd17dee97e2f008a1b781849c1",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/hkspi/Makefile",
      "new_id": "d8652ee591cba2d20567e8a55224dd9594ca63be",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/hkspi/Makefile"
    },
    {
      "type": "modify",
      "old_id": "02e036b8be7829a2ef53aaca12da62799af1265e",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/mem/Makefile",
      "new_id": "3d722903c4bff8c5e252f298d3e775a700f1bc0b",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mem/Makefile"
    },
    {
      "type": "modify",
      "old_id": "c69bb9f39a96d8fa98c3522de1dc75da53413082",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/Makefile",
      "new_id": "aba8479c3048b14294b5e8611089bb12a6b4fcc4",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/mprj_ctrl/Makefile"
    },
    {
      "type": "modify",
      "old_id": "32d51ceebf951a76a9ae61045fa40b1803d239e8",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/pass_thru/Makefile",
      "new_id": "2e0eae5647eee9176564ccf28da0bd51f69e621f",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/pass_thru/Makefile"
    },
    {
      "type": "modify",
      "old_id": "00c9aee0aa999eddac2800c7574623e95fee17b2",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/perf/Makefile",
      "new_id": "1c36a582fd84bec40832cb006d28be04dd36e75a",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/perf/Makefile"
    },
    {
      "type": "modify",
      "old_id": "e5215e693d98cc99178728b4dfe596510c684866",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/pll/Makefile",
      "new_id": "2698fc1c9a500bc81c7e53686f9953ab2e5a4d91",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/pll/Makefile"
    },
    {
      "type": "modify",
      "old_id": "28c604bd99ddab35ee16363aee60614d44c64ffa",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/sysctrl/Makefile",
      "new_id": "9dd652f7175061128750d9dfbf9408e29bcc9d4c",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/sysctrl/Makefile"
    },
    {
      "type": "modify",
      "old_id": "a7a81ebc78b85038ce1e9545b28256f8698681ee",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/timer/Makefile",
      "new_id": "ea70d004e3831bc80023b0ac829987ed2d6e8c09",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer/Makefile"
    },
    {
      "type": "modify",
      "old_id": "6f00a386d2b88b00ce05e4283c0675689b71b0a2",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/timer2/Makefile",
      "new_id": "5081080c57bc155df046bfcb24444784b96db905",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/timer2/Makefile"
    },
    {
      "type": "modify",
      "old_id": "0957ab996f047f6ff16be5ed5b569b4b963959de",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/mgmt_soc/uart/Makefile",
      "new_id": "ea6a44f3c1c9101d50e4be9f94f50c34e3a585a6",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/mgmt_soc/uart/Makefile"
    },
    {
      "type": "modify",
      "old_id": "9d88da856167d36a915cb1771d4555b998634bf3",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/io_ports/Makefile",
      "new_id": "e07c74a40603a50f26dcb7fd7e267a9a2083393d",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/io_ports/Makefile"
    },
    {
      "type": "modify",
      "old_id": "f24cdc3a2bd86ebc42a4cf34a183eeb2b24d2ccc",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/la_test1/Makefile",
      "new_id": "9a2dfc738c8167162253d2fb37914ff2d05d675d",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/la_test1/Makefile"
    },
    {
      "type": "modify",
      "old_id": "4304750a401f8dda01d8cd70283e41caef02149a",
      "old_mode": 33188,
      "old_path": "verilog/dv/caravel/user_proj_example/la_test2/Makefile",
      "new_id": "2519aa0974800aa33f6c6d1fb1a5f66a2f0d2149",
      "new_mode": 33188,
      "new_path": "verilog/dv/caravel/user_proj_example/la_test2/Makefile"
    },
    {
      "type": "modify",
      "old_id": "79830be9fefbe098c9f033eb112094bb2ceb6b1e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/caravel.v",
      "new_id": "3c711fd09bb43753951f0e4875033b4ad99f38c3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/caravel.v"
    }
  ]
}