)]}'
{
  "commit": "76d5bc3884a75dba5152e9e57d0750ab4f6bc8b5",
  "tree": "7968adddea5d761f1a2096ea78bcf932d1ac3655",
  "parents": [
    "7fecba9c4d5be1200c2bcf8e178bbd103501bb36"
  ],
  "author": {
    "name": "manarabdelaty",
    "email": "manarabdelaty",
    "time": "Mon Jan 18 13:01:48 2021 +0200"
  },
  "committer": {
    "name": "manarabdelaty",
    "email": "manarabdelaty",
    "time": "Mon Jan 18 13:01:48 2021 +0200"
  },
  "message": "Added power_pins to DFFRAM modules\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "5e6687dccafde5cb57caaf79f02aa40e19358727",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Caravel_RAM_24KB.v",
      "new_id": "143138d2d7c8a3ab35bcd8a873a06e924ec9bfe4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Caravel_RAM_24KB.v"
    },
    {
      "type": "modify",
      "old_id": "adc2a7320bb91f6549c06a006329a10ca6e9da7f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Caravel_RAM_24KB_wb.v",
      "new_id": "2e527cfeb7b45f67d9c89b2d7a02ad7ff5fc725c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Caravel_RAM_24KB_wb.v"
    },
    {
      "type": "modify",
      "old_id": "7011bb9646291fe8c14f150aac3a64df8f59ff1d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/DFFRAM.v",
      "new_id": "b80677f2bc36038fe1e222f94f6e88cd8a7514b5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/DFFRAM.v"
    },
    {
      "type": "modify",
      "old_id": "ad75f2264aaee1b0e700a832015f9e5e472e98d8",
      "old_mode": 33188,
      "old_path": "verilog/rtl/DFFRAMBB.v",
      "new_id": "2019be0cd7e8a45ebe1942b6cb40129e60c620db",
      "new_mode": 33188,
      "new_path": "verilog/rtl/DFFRAMBB.v"
    },
    {
      "type": "modify",
      "old_id": "29760a868529afd89034414f2143144f24cfcbf5",
      "old_mode": 33188,
      "old_path": "verilog/rtl/RAM_6Kx32.v",
      "new_id": "df1d14962b4e1aedfcf5f2c1e476593c1c596955",
      "new_mode": 33188,
      "new_path": "verilog/rtl/RAM_6Kx32.v"
    },
    {
      "type": "modify",
      "old_id": "ea844ca2081ce5cb0127aa041626296dc187fe9b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/caravel.v",
      "new_id": "f7cc312078fc16b6cad5d02c460be10b7338f0bb",
      "new_mode": 33188,
      "new_path": "verilog/rtl/caravel.v"
    },
    {
      "type": "modify",
      "old_id": "341565f207a1d8a062870d98739919a734b96a2d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/chip_io.v",
      "new_id": "ef15dec91eb45ec1b23eb59ed62feb7a7d201eaf",
      "new_mode": 33188,
      "new_path": "verilog/rtl/chip_io.v"
    },
    {
      "type": "modify",
      "old_id": "8e7a6699d3fad1fc43fc3020a420d31487aa769d",
      "old_mode": 33188,
      "old_path": "verilog/rtl/mprj_io.v",
      "new_id": "af5a2e8a547e4694ebebd944240411026cc93b9c",
      "new_mode": 33188,
      "new_path": "verilog/rtl/mprj_io.v"
    },
    {
      "type": "modify",
      "old_id": "a5235189aada58d9ca13cc0485750bb42d6e06d5",
      "old_mode": 33188,
      "old_path": "verilog/rtl/pads.v",
      "new_id": "f89ba9084147142eab3e68eff6cfb8c5a7cac73d",
      "new_mode": 33188,
      "new_path": "verilog/rtl/pads.v"
    }
  ]
}