)]}'
{
  "commit": "0565c08c1c1adaad2893fe2ba11aed657f0aff37",
  "tree": "33542a82f068e789546077c10229b040cfe5f42b",
  "parents": [
    "13e47be7bd4e32c740720fe5e2ea3ddeabf53e29"
  ],
  "author": {
    "name": "Mohamed Shalan",
    "email": "mshalan@aucegypt.edu",
    "time": "Wed Jan 20 15:10:03 2021 +0200"
  },
  "committer": {
    "name": "Mohamed Shalan",
    "email": "mshalan@aucegypt.edu",
    "time": "Wed Jan 20 15:10:03 2021 +0200"
  },
  "message": "Added a new 24KB memory model based on 3 x 8KB\n",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1d0b82461ff902bd100e9576aa1b514475abda13",
      "new_mode": 33188,
      "new_path": ".gitignore"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a218d2aeeb34d3b19d4f59ec9dc4eb7d9f73daa8",
      "new_mode": 33188,
      "new_path": "verilog/rtl/RAM_2x4KB.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "32bcaffe0a04f54f4f7e61fe1ed5cba1e88274a1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/RAM_6Kx32-.v"
    },
    {
      "type": "modify",
      "old_id": "32bcaffe0a04f54f4f7e61fe1ed5cba1e88274a1",
      "old_mode": 33188,
      "old_path": "verilog/rtl/RAM_6Kx32.v",
      "new_id": "1b65721381a0243306010ce505207509ef41d851",
      "new_mode": 33188,
      "new_path": "verilog/rtl/RAM_6Kx32.v"
    }
  ]
}