Update README.md
1 file changed
tree: 30c939e10f38e9214fd6320e5bde0922d153b057
  1. .travis.yml
  2. .travisCI/
  3. LICENSE
  4. Makefile
  5. README.md
  6. def/
  7. doc/
  8. gds/
  9. info.yaml
  10. lef/
  11. macros/
  12. mag/
  13. maglef/
  14. mpw-one-b.md
  15. ngspice/
  16. openlane/
  17. qflow/
  18. scripts/
  19. spi/
  20. utils/
  21. verilog/
README.md

Analog & RF IPs

LVDS Receiver

Design of an LVDS receiver in Skywater 130nm. The receiver architecture consists of a biasing stage followed by two amplification stages—the simulated maximum frequency of 1.5Gs at 1.8V, TT corner & 25C.

Submodules:

Biasing Stage – AC coupled with common-mode biasing of 1.2V

CML Stage – Amplification stage with a gain of 5

Differential Stage – Gain of ~8

Ring Oscillator

7 stage RO with enable

Designed with Skywater standard cells library. AND gate followed by 7 smallest inverters

Differential VCO

5 stages of differential delay cells. Delay cell consists of symmetric loads

Submodule:

Self bias generator with startup circuit

Power Amplifier

Linear Class AB power amplifier. On-chip inductor is designed as a test structure by using top metal layer. Actual inductance & Q factor is unknown

Folded Cascode

Differential input single ended Folded Cascode Opamp; 1Mhz unity gain frequency, 60 degree phase margin & a gain of 79dB