Google Git
Sign in
foss-eda-tools / third_party / shuttle / mpw-one / slot-026 / 01e7303068f6c8810c4096e57d1e148bee71a6e9 / . / verilog / rtl
tree: 86b45fe8db65631691df47361b5d3f98bd69bfe3 [path history] [tgz]
  1. DFFRAM.v
  2. DFFRAMBB.v
  3. RAM_512x64.v
  4. README
  5. caravel.v
  6. caravel_clocking.v
  7. caravel_netlists.v
  8. chip_io.v
  9. clock_div.v
  10. convert_gpio_sigs.v
  11. counter_timer_high.v
  12. counter_timer_low.v
  13. dcache.v
  14. defines.v
  15. digital_pll.v
  16. digital_pll_controller.v
  17. gpio_control_block.v
  18. gpio_wb.v
  19. housekeeping_spi.v
  20. icache.v
  21. la_wb.v
  22. mem_wb.v
  23. mgmt_core.v
  24. mgmt_protect.v
  25. mgmt_protect_hv.v
  26. mgmt_soc.v
  27. microwatt.v
  28. mprj2_logic_high.v
  29. mprj_ctrl.v
  30. mprj_io.v
  31. mprj_logic_high.v
  32. multiply_4.v
  33. pads.v
  34. picorv32.v
  35. raminfr.v
  36. register_file.v
  37. ring_osc2x13.v
  38. simple_por.v
  39. simple_spi_master.v
  40. simpleuart.v
  41. sky130_fd_sc_hvl__lsbufhv2lv_1_wrapped.v
  42. spimemio.v
  43. sram_1rw1r_32_256_8_sky130.v
  44. storage.v
  45. storage_bridge_wb.v
  46. sysctrl.v
  47. tap_top.v
  48. uart_defines.v
  49. uart_receiver.v
  50. uart_regs.v
  51. uart_rfifo.v
  52. uart_sync_flops.v
  53. uart_tfifo.v
  54. uart_top.v
  55. uart_transmitter.v
  56. uart_wb.v
  57. user_id_programming.v
  58. user_project_wrapper.v
  59. wb_intercon.v