tree: 1454bf747c637df2c894adbda31d5bec1c0f1ecd [path history] [tgz]
  1. .travis.yml
  2. .travisCI/
  4. Makefile
  6. def/
  7. doc/
  8. gds/
  9. info.yaml
  10. lef/
  11. macros/
  12. mag/
  13. maglef/
  15. ngspice/
  16. openlane/
  17. qflow/
  18. scripts/
  19. spi/
  20. test_integrate/
  21. utils/
  22. verilog/

Analog and RF Testchip on Skywaters 130nm Technology.

In this tapeout, we are planning to achieve the following:

  • 5 Transistor OTA with trimming resistors to adjust bias. [Completed with Layout, without the trimming resistor]
  • LDO [Schematic is complete, no layout currently]
  • VCO at 2.45GHz for BT, Wifi applications [Tentative plan and in progress]

OTA Design

  • Simulated specs
BW10Mega Hz12.6Mgea Hz10Mega Hz10Mega Hz10 Mega Hz
GBW64Mega80 Mega64 Mega65 Mega62Mega
power82.5 uw98.6 uw67 uw96 uw70 uw
phase margin92 degre94 degree93degree93 degree94 degree

LDO Design

  • Input voltage is 1.8V
  • Will add the specs later.

Schedule and timeline:

Monday December 7th, 2020

  • Complete the layout of trimming resistor for biasing of the 5 Transistor OTA

Thursday December 10th, 2020

  • Complete the LDO layout.

Thursday December 17th, 2020

  • Add a second stage for the OTA and have double stage OTA to achieve higher gain.