Google Git
Sign in
foss-eda-tools / third_party / shuttle / mpw-one / slot-001 / 90fa7a0f9f4edc9484d19f867876847b7f96ed10 / . / verilog / rtl
tree: 89165eee53a079d534289b5c5cd358ee20eaab73 [path history] [tgz]
  1. caravel.v
  2. caravel_clocking.v
  3. caravel_netlists.v
  4. Caravel_RAM_24KB.v
  5. Caravel_RAM_24KB_wb.v
  6. chip_io.v
  7. clock_div.v
  8. convert_gpio_sigs.v
  9. counter_timer_high.v
  10. counter_timer_low.v
  11. defines.v
  12. DFFRAM-.v
  13. DFFRAM.v
  14. DFFRAM_4KB-.v
  15. DFFRAM_4KB.v
  16. DFFRAMBB-.v
  17. DFFRAMBB.v
  18. digital_pll.v
  19. digital_pll_controller.v
  20. gpio_control_block.v
  21. gpio_wb.v
  22. housekeeping_spi.v
  23. la_wb.v
  24. manifest
  25. mem_wb.v
  26. mgmt_core.v
  27. mgmt_protect.v
  28. mgmt_protect_hv.v
  29. mgmt_soc.v
  30. mprj2_logic_high.v
  31. mprj_ctrl.v
  32. mprj_io.v
  33. mprj_logic_high.v
  34. pads.v
  35. picorv32.v
  36. RAM_2x2KB.v
  37. RAM_2x4KB.v
  38. RAM_5Kx32.v
  39. RAM_6Kx32-.v
  40. RAM_6Kx32.v
  41. README
  42. ring_osc2x13.v
  43. simple_por.v
  44. simple_spi_master.v
  45. simpleuart.v
  46. sky130_fd_sc_hvl__lsbufhv2lv_1_wrapped.v
  47. spimemio.v
  48. sram_1rw1r_32_256_8_sky130.v
  49. storage.v
  50. storage_bridge_wb.v
  51. sysctrl.v
  52. user_id_programming.v
  53. user_project_wrapper.v
  54. wb_intercon.v