final gds oasis
88 files changed
tree: cc12a566ae3c240ae99ff294a1d2e3b9aec81f56
  1. .github/
  2. docs/
  3. gds/
  4. jobs/
  5. mag/
  6. mag_ext/
  7. netgen/
  8. oas/
  9. openlane/
  10. pex/
  11. signoff/
  12. spi/
  13. verilog/
  14. xschem/
  15. .gitignore
  16. .gitmodules
  17. info.yaml
  19. Makefile

License CI Caravan Build

MSSRO-based VCRO (An SSCS PICO Project)

A high-performance, separately driven, noise cancelling, skew-based Voltage Controlled Ring-Oscillator designed in the SKY130 Process.

Table of Contents

  1. Block Diagram
  2. Circuit Diagram
  3. Project Description
  4. Design Specifications
  5. Schematic Diagram
  6. Layout
  7. Simulation Results
  8. References

Block Diagram

(a) A general skew based voltage controlled oscillator (VCO)(b) A Precharge/discharge-based delay cell

Circuit Diagram

(c) Connection mechanism for the design of 5-stage NSO based voltage controlled ring oscillator

Project Description

Modern communication systems are evolving continuously and increasing exponentially and require high-performance and low-noise oscillators within the allowed power budget. Oscillators are critical components of communication systems and processors since they ensure that all data flows are accurately synchronized and/or modulated. Therefore, a high-performance (with an oscillation frequency equivalent to a 3-stage conventional RO (CRO)) oscillator equipped with noise suppression, wide tuning range, and asymmetric/symmetric load/driver skew-based VCRO is proposed for the first time. This architecture is a potential candidate to provide possible solutions for some frequently encountered design issues in oscillator design. It also serves as a preferable candidate for the design of a VCO-based ADC, especially when a large number of RO  stages are required. The proposed design not only ensures an oscillation frequency equivalent to that of a 3-stage CRO but also ensures a large number of stages in the design. Also, it can be employed in generating multiphase signals through injection locking techniques/frequency synthesizers.  

The VCO delay-cell stage is a combination of a skew-based inverter proposed in [1]  and additionally designed top/bottom drive circuits to achieve symmetrical variation in output transitions, as shown in Fig. (a). It consists of 3 main sub-blocks:

  1. Block A: Biasing Circuit, consisting of diode-connected transistors (MP_CB, MN_CB)

  2. Block B: Delay Cell core, consisting of a top drive (M11, M12), a bottom drive (M21, M22), and the skew-based inverter core (MP, MN)

  3. Block C: Level Shifter, basically, a Common Source Amplifier consisting of (MP_LS, MN_LS)

The control voltage signal (Vcontrol) is provided to the NMOS transistor, which drives the output falling transition (M12), while a signal of (Vdd – Vcontrol) is provided to the PMOS transistor, which drives the output rising transition (M22), with a Common Source Amplifier (CSA) to map the signal Vcontrol to (Vdd – Vcontrol). The transistors M11 and M21 are based at fixed drain currents IP_FIX and IN_FIX by appropriately sizing diode-connected transistors MP_CB and MN_CB, respectively. A  variation in Vcontrol results in a variation in the transistor currents IN_Cont and IP_Cont, which alters the discharging/charging rate of the total output capacitance (CP+CL). This is the essence of the frequency control mechanism for our design, similar to the one in [3]. The core delay cell (Block B) can be replaced by Blocks equipped with Pre-charge (PC)/Pre-discharge (PD) transistors (MPC/MPD) through feedforward techniques for symmetric output transitions, as shown in [2]. Additionally, fine-tune transistors MP_FT and MN_FT are introduced in series with the PC/PD transistors to exercise control over the base output rise/fall transition times and the voltage sensitivity by adjusting another control input VFINE_TUNE, as shown in Fig. (b).

The individual single-ended delay cells outputs and inputs are connected to each other to form NSO/PSO architectures, resulting in (3N-1)/(3N+1) number of VCRO stages, as shown in Fig. (c). As explained in [1], N 3-stage coupled oscillator loops function out of phase to produce a sustained switching output waveform, oscillating at a frequency nearly equal to the one generated by a 3-stage CRO.    

The proposed VCO architecture exhibits a fixed phase noise profile for a specific offset frequency, even when Vcontrol is varied across a significant portion of its tuning range. This property is not delayed cell-dependent and is valid for any input skew, even when the skew is reduced to 0. Considering a case when Vcont is given directly to M12 and fed through a CSA for M22, phase noise remains fixed with Vcontrol till it rises up to a critical value (Vcritical), for an output frequency fcritical. The phase noise at the output is suppressed primarily because of strong attenuation at voltages below the critical control signal and corresponding frequencies higher than fcritical. At frequencies lower than the critical frequency, however, the magnitude of the delay cell shaping function allows phase noise at the input to appear at a delay cell's output with minimal attenuation, resulting in a noticeable spike in phase noise.

Design Specifications

ParametersIntendedAchieved (pre-layout)Achieved (post-layout)*
Tuning Range (GHz)11.470.63
Center Frequency (GHz)2.52.2351.625
Area (mm2)<0.1-0.0208
Supply Voltage1.81.8-

*Obtained after extracting parasitic capacitances

Schematic Diagram

5-Stage NSO with Pre-Discharge (and buffered outputs) Sch_1 Top-Level Schematic Sch_2 Top-Level Test Bench Sch_3


Core Layout Layout_1 Caravan View Layout_2

Simulation Results


Output Voltage


Oscillation Frequency vs Control Voltage



Output Voltage


Oscillation Frequency vs Control Voltage



[1] N. Mishra et al., “Design and Realization of High-Speed Low-Noise Multi-Loop Skew-Based ROs Optimized for Even/Odd  Multi-Phase Signals,” IEEE Trans. Circuits Syst. II: Express Briefs, vol. 67, no. 11, pp. 2352-2356, Nov. 2020".

[2] N. Mishra et al., “Delay Modulation in Separately Driven Delay Cells Utilized for the Generation of High-Performance Multiphase Signals Using ROs,” in IEEE Transactions on Circuits and Systems II: Express Briefs, doi: 10.1109/TCSII.2021.3081829.

[3] B. Razavi, Design of CMOS Phase-Locked Loops: From Circuit Level to Architecture Level. Cambridge: Cambridge University Press, 2020.