updated README.md
1 file changed
tree: 9459c7356713112238bddfb08de8ea2a0c36f448
  1. .github/
  2. def/
  3. docs/
  4. gds/
  5. lef/
  6. lib/
  7. mag/
  8. maglef/
  9. openlane/
  10. sdc/
  11. sdf/
  12. signoff/
  13. spef/
  14. spi/
  15. verilog/
  16. .gitignore
  17. LICENSE
  18. Makefile
  19. README.md
README.md

GF180 PWM/Wishbone core

License UPRJ_CI Caravel Build

A basic pulse with modulation core with 8 PWMs controled by a wishbone bus slave interface. The PWMs are 8-bit programmable with full range of duty cycle control. All PWMS run synchronized to a single counter.

Detailed documentation

A simple pulse width modulator connected to a wishbone bus. Given an input clock signal, it is capable of dividing the signal by 2^n where 0 <= n < 24. This allows a 100MHz core fequency to be stepped down to just under 6 Hz if need be. The frequency of each PWM is individually controlled by the Divider registers which store the value n_i for PWM i. The Threshold register sets the duty cycle for each PWM such that its value v_i has duty cycle (256-v_i)/256 and valid v_i values are 0 < v_i <= 255. Note that v_i=0 turns off PWM i.

Wishbone base address: 0xFEED0000

Registers:

  • 0000 Threshold 0
  • 0001 Threshold 1
  • 0002 Threshold 2
  • 0003 Threshold 3
  • 0004 Threshold 4
  • 0005 Threshold 5
  • 0006 Threshold 6
  • 0007 Threshold 7
  • 0008 Divider 0
  • 0009 Divider 1
  • 000a Divider 2
  • 000b Divider 3
  • 000c Divider 4
  • 000d Divider 5
  • 000e Divider 6
  • 000f Divider 7