)]}'
{
  "commit": "aa6c634122437a0993cd0d5fb6302bd9d1b48412",
  "tree": "23ff4d3a12ff503273eac53bda7e857bcd30ed73",
  "parents": [
    "872758b02bb0570d3a593e8c84c75f7cd82a6ef9"
  ],
  "author": {
    "name": "AbdulMoizSheikh1",
    "email": "119680153+AbdulMoizSheikh1@users.noreply.github.com",
    "time": "Sun Dec 04 23:32:12 2022 +0500"
  },
  "committer": {
    "name": "GitHub",
    "email": "noreply@github.com",
    "time": "Sun Dec 04 23:32:12 2022 +0500"
  },
  "message": "Add files via upload",
  "tree_diff": [
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "20ca430fe44c393573511b06d221c581e023f093",
      "new_mode": 33188,
      "new_path": "Verilog_Code/clock_mux.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "c47500c8bfa3bc2f97529e3a020cefc36b0dbc28",
      "new_mode": 33188,
      "new_path": "Verilog_Code/sha256.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b2c880e737438f46c628125a5772abf1de1c174a",
      "new_mode": 33188,
      "new_path": "Verilog_Code/sha256_core.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "bae748e153b9ca187d8f9672549c6352bbc7cfbc",
      "new_mode": 33188,
      "new_path": "Verilog_Code/sha256_k_constants.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "06f4d467f4b858b82fb1e1655a6a97fbd85405fb",
      "new_mode": 33188,
      "new_path": "Verilog_Code/sha256_w_mem.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cf112a83aeaded190581ff06a28f0194616b18bc",
      "new_mode": 33188,
      "new_path": "Verilog_Code/tb_clock_mux.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "3796e73bddb5bda20ea4308bf4102e8225632ae1",
      "new_mode": 33188,
      "new_path": "Verilog_Code/tb_sha256.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "79765b346b7a2cb689f151b3d3da00bb777adf43",
      "new_mode": 33188,
      "new_path": "Verilog_Code/tb_sha256.v.bak"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "acf3867d61fbad08cf89da3ad2cc48758a7f6512",
      "new_mode": 33188,
      "new_path": "Verilog_Code/tb_sha256_core.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8c929c69a09f40d7f61553fe37234810efba6727",
      "new_mode": 33188,
      "new_path": "Verilog_Code/tb_sha256_w_mem.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ab6e82fa83ed0919224a36e27043bb3b83f64fc7",
      "new_mode": 33188,
      "new_path": "Verilog_Code/tb_top.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ba7fde4bd30f032e155c28bee3f997413c046d3f",
      "new_mode": 33188,
      "new_path": "Verilog_Code/top_tukka_proj.v"
    }
  ]
}