)]}'
{
  "commit": "a2035633ecc49be98cb818c7d3877c26a4c9b489",
  "tree": "9b7435ddf0f9ee764fa023db3febe0cfc126e867",
  "parents": [
    "8d8579ad69ca3897ff4364818c9581b704b6712b"
  ],
  "author": {
    "name": "DAR",
    "email": "dar@browndeertechnology.com",
    "time": "Mon Dec 05 12:02:24 2022 -0500"
  },
  "committer": {
    "name": "DAR",
    "email": "dar@browndeertechnology.com",
    "time": "Mon Dec 05 12:02:24 2022 -0500"
  },
  "message": "adjusted the IO pin ranges\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "28a8a9cdb384c3f4792f735059ddf8cdbec56c3f",
      "old_mode": 33261,
      "old_path": "configure.py",
      "new_id": "5601a8eb12f1b40d26aa1bf8b38c10a2d6f4284d",
      "new_mode": 33261,
      "new_path": "configure.py"
    },
    {
      "type": "modify",
      "old_id": "c2bb34fc4105237e8a00c992c2d690b7fe9c1249",
      "old_mode": 33188,
      "old_path": "verilog/rtl/tiny_user_project.v",
      "new_id": "e7810799f4337feb083a6020dccfa4d692565ca5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/tiny_user_project.v"
    },
    {
      "type": "modify",
      "old_id": "3fbb08702e2ba7cc3146a34d312faac7f45a9d53",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_defines.v",
      "new_id": "f0cf75317b1719d642a345f24252868fdde4a8e3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_defines.v"
    }
  ]
}