Google Git
Sign in
foss-eda-tools / third_party / shuttle / gf180mcu / mpw-000 / slot-027 / 30274f6f0ab6f666873985332e909a7f9e82ee15
commit30274f6f0ab6f666873985332e909a7f9e82ee15[log] [tgz]
authorTholin <cutie@tholin.dev>Wed Dec 07 00:20:01 2022 +0100
committerTholin <cutie@tholin.dev>Wed Dec 07 00:20:01 2022 +0100
treec650ad065e302772a715aa9092e09b532fc9e232
parent475a75fc02d36e1ecdb2222e377145f2cbb78212 [diff]
Update workflow file.
1 file changed
tree: c650ad065e302772a715aa9092e09b532fc9e232
  1. .github/
  2. cocotb_tests/
  3. def/
  4. docs/
  5. gds/
  6. lef/
  7. lib/
  8. mag/
  9. maglef/
  10. openlane/
  11. sdc/
  12. sdf/
  13. signoff/
  14. spef/
  15. spi/
  16. verilog/
  17. .gitignore
  18. LICENSE
  19. Makefile
  20. README.md
README.md

Avalon Semiconductors AS2650 8-bit micro-processor

License UPRJ_CI Caravel Build

This is a partial implementation of the abandoned Signetics 2650 CPU architecture from 1975.

Only a subset of the full feature set is implemented here. The following features are part of the S2650, but missing from the SA2650:

  • Interrupts
  • Decimal Adjust Register (dar) instructions
  • Extended I/O (wrte, rede) instructions
  • Memory paging (address space limited to 8192 bytes, emulating a S2650 that is ‘stuck’ on page 0)

Please see this repository for Documentation on the CPU architecture, as well as an assembler, emulator and example programs.