Sign in
foss-eda-tools
/
third_party
/
shuttle
/
gf180mcu
/
mpw-000
/
slot-019
/
daab10db4aa19d2c2da86be863181ed2716ec6e7
commit
daab10db4aa19d2c2da86be863181ed2716ec6e7
[
log
]
[
tgz
]
author
Tamas Hubai <efabless@htamas.net>
Sun Dec 04 07:51:39 2022 +0100
committer
Tamas Hubai <efabless@htamas.net>
Sun Dec 04 07:51:39 2022 +0100
tree
874a6677bb6afba963357f3497ae4f9d52b6dc0a
parent
fd66bbedb092b54f6889a4089f2ceedd107dac09
[
diff
]
Add verilog sources
openlane/unigate/config.tcl
[
diff
]
openlane/user_project_wrapper/config.tcl
[
diff
]
verilog/rtl/mux.v
[Added -
diff
]
verilog/rtl/u21.v
[Added -
diff
]
verilog/rtl/u21_tb.v
[Added -
diff
]
verilog/rtl/u22.v
[Added -
diff
]
verilog/rtl/u22_tb.v
[Added -
diff
]
verilog/rtl/u31.v
[Added -
diff
]
verilog/rtl/u31_tb.v
[Added -
diff
]
verilog/rtl/u41.v
[Added -
diff
]
verilog/rtl/u41_tb.v
[Added -
diff
]
verilog/rtl/ucomb.v
[Added -
diff
]
verilog/rtl/ucomb_full.v
[Added -
diff
]
verilog/rtl/unigate.v
[
diff
]
verilog/rtl/user_defines.v
[
diff
]
verilog/rtl/user_project_wrapper.v
[
diff
]
16 files changed
tree: 874a6677bb6afba963357f3497ae4f9d52b6dc0a
.github/
docs/
openlane/
verilog/
.gitignore
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.