)]}'
{
  "commit": "cd21366d5c89f0c7301ecfb8bec2ffdfcdae993d",
  "tree": "7e4186e270721cdfb6813672781609b533a82a20",
  "parents": [
    "5bc15c1d401f23e6426e6c7d804f6718cd4e16cb"
  ],
  "author": {
    "name": "Guohua",
    "email": "yghlovelyf0616@gmail.com",
    "time": "Tue Dec 06 02:43:21 2022 +0800"
  },
  "committer": {
    "name": "Guohua",
    "email": "yghlovelyf0616@gmail.com",
    "time": "Tue Dec 06 02:43:21 2022 +0800"
  },
  "message": "update\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "b1558390b83df37fd0f6c812654d95857869534c",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "c9fd8373dd99e029319c51b8b66ff6808c93c99b",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "modify",
      "old_id": "0b64f499f92a1785889b94882e0bf5aca31f1856",
      "old_mode": 33261,
      "old_path": "verilog/base.sdc",
      "new_id": "10e4ed4668f7bc82c2b5fa152fa70da8a05d423d",
      "new_mode": 33261,
      "new_path": "verilog/base.sdc"
    },
    {
      "type": "modify",
      "old_id": "44a29a02e510eda6a9b95a4b9255eef403b5f05a",
      "old_mode": 33188,
      "old_path": "verilog/rtl/defines.v",
      "new_id": "0a7b96cec059ca38b1b718d9e73abdcff135dc7f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/defines.v"
    },
    {
      "type": "modify",
      "old_id": "5f1ba27379e0d57ad0848a811ef4b8cb1345a1ea",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_defines.v",
      "new_id": "0954f621d441ccdefacc7a7e49a9756ebc90809f",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_defines.v"
    },
    {
      "type": "modify",
      "old_id": "26081e98ecdd98ac1a677c29dfbd5fb0dbc4ee53",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "f7f23600af40936596f5c686b90a34251ce0bec6",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    },
    {
      "type": "modify",
      "old_id": "837fb81ed7e48901947fa5da87b056cc6809326a",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/base.sdc",
      "new_id": "e3f61198f5b86fd2e1c46cd6b8811505abf947b0",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/base.sdc"
    },
    {
      "type": "modify",
      "old_id": "1774b55ef7be9bf90b43e714d8fa47ede90ab65d",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/cache/l1icache_32.v",
      "new_id": "2e54145cf94f4df50f1c2c6747b7b9e811f80632",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/cache/l1icache_32.v"
    },
    {
      "type": "modify",
      "old_id": "b8deb4171b74e4ed3180baa1162eac274a308444",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/cache/params.vh",
      "new_id": "99cb6d2723be4cdba83ceb34c10672f2919e80f8",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/cache/params.vh"
    },
    {
      "type": "modify",
      "old_id": "d30e30c102f535f3b4f0b32ae67fe84783640215",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/core_empty.v",
      "new_id": "9d16bff065957a8ebc014ee260de0f1523f7e575",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/core_empty.v"
    },
    {
      "type": "modify",
      "old_id": "b8ed12eb095835e6ee41190010736e61510534be",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/lsu/ac.v",
      "new_id": "b2b1eedac63d4234632e56b490419bae4176774d",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/lsu/ac.v"
    },
    {
      "type": "modify",
      "old_id": "1b7c0edb53b5b97ad6396a8dce7bd2fa120288f8",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/lsu/agu.v",
      "new_id": "70ceb3b9c207b12139acae8dade04df99584c241",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/lsu/agu.v"
    },
    {
      "type": "modify",
      "old_id": "7a80177358e105313bffd7c59b25a54189b40450",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/lsu/cu.v",
      "new_id": "bafa4a22501851a693b00c7e11c8aa9c55a754ac",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/lsu/cu.v"
    },
    {
      "type": "modify",
      "old_id": "567cdf296f4627f4d5f46e96f6825c970e83cb75",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/lsu/lr.v",
      "new_id": "c4411bc06ba104f4ba87c613aa3148179a19cc4a",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/lsu/lr.v"
    },
    {
      "type": "modify",
      "old_id": "5d069fe92c793da5775bdfee799d7a412b6d9af3",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/lsu/lsq.v",
      "new_id": "56a276cc0e392b0a4dd407aba6b472de9a83fd59",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/lsu/lsq.v"
    },
    {
      "type": "modify",
      "old_id": "635f95278a29b97cfd763446ab3e45003a371d2c",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/lsu/nblsu.v",
      "new_id": "9b9c39a3993e1b2b4a104a0e7a43ac68d38757d6",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/lsu/nblsu.v"
    },
    {
      "type": "modify",
      "old_id": "b8deb4171b74e4ed3180baa1162eac274a308444",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/lsu/params.vh",
      "new_id": "99cb6d2723be4cdba83ceb34c10672f2919e80f8",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/lsu/params.vh"
    },
    {
      "type": "delete",
      "old_id": "8225b3e4118da66e687926b5266577e521a1c785",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/mmu/leaf_pte_check.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "10b2dd48801bbbadac98a70fab33d2d0eb45865b",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/mmu/mmu_sv39.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "d92b930194afff61c5dfae288235a7491c3f92fe",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/mmu/ptw.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "b8deb4171b74e4ed3180baa1162eac274a308444",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/params.vh",
      "new_id": "99cb6d2723be4cdba83ceb34c10672f2919e80f8",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/params.vh"
    },
    {
      "type": "modify",
      "old_id": "e0249c7af6191a3dca478a63dce1cbe9ed4690c4",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/pipeline/backend.v",
      "new_id": "e8a5b1de045a906457fb7beaef64ec0d1947d259",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/pipeline/backend.v"
    },
    {
      "type": "modify",
      "old_id": "ea19fed4098ad6b02edafe7fe613f53ecc82125f",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/pipeline/frontend.v",
      "new_id": "cbf3a0c00da647824830448cfe5b995dae120976",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/pipeline/frontend.v"
    },
    {
      "type": "modify",
      "old_id": "7a4aaae1b5eac54487a95f354de78a3cb95db901",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/btb.v",
      "new_id": "f4a920c35e32d28a34ebebb819c474f20eec78ab",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/btb.v"
    },
    {
      "type": "modify",
      "old_id": "cfceb139131b44d9c97bb412e38d21d261010677",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/counter.v",
      "new_id": "14520434b2472569c084a0ae3f040daa55ecce45",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/counter.v"
    },
    {
      "type": "modify",
      "old_id": "77b1ab7aae540dc90a1d850a28d0f2177e35cbb7",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/counter_rob.v",
      "new_id": "04d2f99aebaaf70abc81b9e0628772b3bcb60955",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/counter_rob.v"
    },
    {
      "type": "modify",
      "old_id": "2cd0a007f1fdac391a9d291602d2fefe022cce81",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/counter_tmp.v",
      "new_id": "befa0a0f9fcf0574ee2f2942b484087f3c84f787",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/counter_tmp.v"
    },
    {
      "type": "modify",
      "old_id": "e4d5004c4701df1f80e09bd59a00b342988ef18a",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/csr.v",
      "new_id": "bb4eecd5edcd7d5abfe1d7e8beb81ce366c2f60c",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/csr.v"
    },
    {
      "type": "modify",
      "old_id": "b01edc256d464c3f759e6aebba397bb9b90a7352",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/decode.v",
      "new_id": "6b731e7d8eeaab83fdc0e9990c43c893407b7f0e",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/decode.v"
    },
    {
      "type": "modify",
      "old_id": "6665003a927a246cb2085e1fea2084f616e7277c",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/excep_ctrl.v",
      "new_id": "297f7d7a68063b20a0ba34c657344491c7bbf2ce",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/excep_ctrl.v"
    },
    {
      "type": "modify",
      "old_id": "53335d45139a5d20246a4b8410bcb459fa3f9d9b",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/fake_icache.v",
      "new_id": "ad0f777f5bd546f182e78f923a64c5720f5eb8d5",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/fake_icache.v"
    },
    {
      "type": "modify",
      "old_id": "d89ba49f36d5e6486ed0519f381270352fdf7819",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/fetch.v",
      "new_id": "d239f130a55b740878d01a35d966b428c533329c",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/fetch.v"
    },
    {
      "type": "modify",
      "old_id": "8c526f9355539ea534406c59ee12bc0414d3be72",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/fifo.v",
      "new_id": "302af928608113cf812485a8c65b3cf4cb45e569",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/fifo.v"
    },
    {
      "type": "modify",
      "old_id": "d1b93e5f0773eb15eff14cc8bd9a1cb1b06e277a",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/fifo_tmp.v",
      "new_id": "2953664504737b12ed0927d48e92e49e6deab155",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/fifo_tmp.v"
    },
    {
      "type": "modify",
      "old_id": "a17c0e1ed449cdad53e9b92cbe44f48cd19324e2",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/gshare.v",
      "new_id": "379b1daf41a49997a2a2844749b3bce55f3323a7",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/gshare.v"
    },
    {
      "type": "modify",
      "old_id": "ce6fae867012a63f6c8e32b62b4320de7acbe5f3",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/ins_buffer.v",
      "new_id": "072ed9c925845b65ddcd71e846c47f3fec1092f7",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/ins_buffer.v"
    },
    {
      "type": "modify",
      "old_id": "782b080cdf339cf58606dad182ff8c0a70544832",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/new_alu.v",
      "new_id": "01ad0c46639b59bd2bfb4521c4e406c501150393",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/new_alu.v"
    },
    {
      "type": "modify",
      "old_id": "a5173b4bdcedbc9c9978d26a3048af33657d0f8f",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/new_fu.v",
      "new_id": "9132a75e8faae56c7a1b246c347d084fcd630947",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/new_fu.v"
    },
    {
      "type": "modify",
      "old_id": "20cbb85143be5554aaf90d30f4f642dd5aa6430c",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/physical_regfile.v",
      "new_id": "76f109547b9e1efe1ce83f9e32cd2e4c7910d23b",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/physical_regfile.v"
    },
    {
      "type": "modify",
      "old_id": "7fb849e321b143809bb7342cdd6057b9e2f428ca",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/rcu.v",
      "new_id": "85ff46fc68bbc0d8e95347b262381530a1a504d3",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/core_empty/units/rcu.v"
    },
    {
      "type": "delete",
      "old_id": "7ed15281c84753ce111d4a0fc34a5e26d68b1d4d",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/macros/gds/sky130_sram_1kbyte_1rw1r_32x256_8.gds",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "741ec5aee4ec93b6fd54c0d841d0c326b29d07bf",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/macros/gds/sky130_sram_1rw1r_64x256_8.gds",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "30b2ff45b468e3c45caaa004998b9219f17f320c",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/macros/lef/sky130_sram_1kbyte_1rw1r_32x256_8.lef",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "bd7297133267aacb528dd8ca1ddf350edcd77f8c",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/macros/lef/sky130_sram_1rw1r_64x256_8.lef",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "96338561918820789cdf9bf32d0c42858000eef7",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/macros/verilog/sky130_sram_1kbyte_1rw1r_32x256_8.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "072e1299f9ab7a76758c1b6e6b52886961ab37bc",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/macros/verilog/sky130_sram_1rw1r_64x256_8.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "b8deb4171b74e4ed3180baa1162eac274a308444",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/hehe/src/params.vh",
      "new_id": "99cb6d2723be4cdba83ceb34c10672f2919e80f8",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/hehe/src/params.vh"
    },
    {
      "type": "modify",
      "old_id": "03f3ca0e763a1664f0f619853100c3a224490a43",
      "old_mode": 33188,
      "old_path": "verilog/rtl_sram_out_cache/latch_map.v",
      "new_id": "56813ec61211d1ff0c7ddd188e738fa926eeada1",
      "new_mode": 33188,
      "new_path": "verilog/rtl_sram_out_cache/latch_map.v"
    },
    {
      "type": "modify",
      "old_id": "e5d0afe5ad81f5f50a451f867c42f44e4e1c6b1f",
      "old_mode": 33261,
      "old_path": "verilog/rtl_sram_out_cache/top.v",
      "new_id": "53a36cdc60fe6429029b86e5d017492622f85c40",
      "new_mode": 33261,
      "new_path": "verilog/rtl_sram_out_cache/top.v"
    }
  ]
}