design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Peak_Memory_Usage_MB,cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,EndCaps,TapCells,Diodes,Total_Physical_Cells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,SYNTH_STRATEGY,SYNTH_MAX_FANOUT,FP_CORE_UTIL,FP_ASPECT_RATIO,FP_PDN_VPITCH,FP_PDN_HPITCH,PL_TARGET_DENSITY,GRT_ADJUSTMENT,STD_CELL_LIBRARY,DIODE_INSERTION_STRATEGY
/mnt/c/Users/rmprice/Documents/Github/Trollo/openlane/user_proj_example,user_proj_example,22_12_05_17_59,flow completed,0h8m35s0ms,0h2m57s0ms,1335.0,4.0,534.0,4.26,938.79,2136,0,0,0,0,0,0,0,-1,0,-1,-1,111811,17231,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,0.0,156146885.0,0.0,5.08,4.82,0.8,-1,3.58,2269,4195,131,1993,0,0,0,2224,50,33,64,212,212,425,153,278,50,51,34,494,6102,0,6596,954839.5584,-1,-1,-1,-1,-1,-1,-1,-1,-1,-1,24.0,41.666666666666664,24.0,AREA 0,4,40,1,153.6,153.18,0.50,0.3,gf180mcu_fd_sc_mcu7t5v0,4