)]}'
{
  "commit": "c2328cbeaa80b26e28100ad249312a744414ac21",
  "tree": "c88adf50fdda6083d9a5fd9e4ec8399cb6e2fe6c",
  "parents": [
    "97327d53dabd2908a4aaa51d6bc34fa2330c3545"
  ],
  "author": {
    "name": "Ryan Price",
    "email": "91754608+RyanMPrice@users.noreply.github.com",
    "time": "Mon Dec 05 14:15:24 2022 -0700"
  },
  "committer": {
    "name": "Ryan Price",
    "email": "91754608+RyanMPrice@users.noreply.github.com",
    "time": "Mon Dec 05 14:15:24 2022 -0700"
  },
  "message": "Trollo - Final Integration - AoN\n\nAll or nothing\nclkgate\nclkmux2\nWavePwm\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "730f2741b01378ea74816eb6283331fcf23e1089",
      "old_mode": 33188,
      "old_path": "sdc/user_proj_example.sdc",
      "new_id": "dbda4bb268b4345b50bac69b97cf6f1bff483df3",
      "new_mode": 33188,
      "new_path": "sdc/user_proj_example.sdc"
    },
    {
      "type": "modify",
      "old_id": "3f9f2d177b8ee7ddab7e46181a13e0ab459685db",
      "old_mode": 33188,
      "old_path": "sdc/user_project_wrapper.sdc",
      "new_id": "959f40019c41fef528c1cf401d7a846d59f8ef07",
      "new_mode": 33188,
      "new_path": "sdc/user_project_wrapper.sdc"
    },
    {
      "type": "delete",
      "old_id": "f6f861115e6269a40a88e0744ad4d841111bc2b3",
      "old_mode": 33188,
      "old_path": "verilog/gl/BinMultiplier.nl.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "8d956d5fe26c50732cc9a4355da9f6c749ceaa25",
      "old_mode": 33188,
      "old_path": "verilog/gl/BinMultiplier.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "714aa762a5ffda3dadd23c4753fb958d2252aa33",
      "old_mode": 33188,
      "old_path": "verilog/gl/DIGOTA.nl.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "1dfff472253f7ca9b5a0fa83f866e1b7aa311ebf",
      "old_mode": 33188,
      "old_path": "verilog/gl/DIGOTA.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "b7bd80751dfd90bebe0ebb4221e21ea076c5c645",
      "old_mode": 33188,
      "old_path": "verilog/gl/DiffDigota.nl.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "5e5783a3371f6b9cc7d87e4a9925a57c454fbe87",
      "old_mode": 33188,
      "old_path": "verilog/gl/DiffDigota.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "1675e501e55822efda01612d4666577f06849da3",
      "old_mode": 33188,
      "old_path": "verilog/gl/WavePWM.nl.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "cac753a2fbe85735fe87e53a5bc5fe3e785eddb7",
      "old_mode": 33188,
      "old_path": "verilog/gl/WavePWM.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "28e8175605645e9f5ab4174feb8e484d18b83fb8",
      "old_mode": 33188,
      "old_path": "verilog/gl/clkgate.nl.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "2b0c49e2b9a499b0a4a8c84c24f0d19863e48a61",
      "old_mode": 33188,
      "old_path": "verilog/gl/clkgate.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "15b644b4a8e8579d3a62022921cedd433dae55c6",
      "old_mode": 33188,
      "old_path": "verilog/gl/clkmux2.nl.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "51decd10fdee63322c3e591a32dad1cec1b2609a",
      "old_mode": 33188,
      "old_path": "verilog/gl/clkmux2.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "284a97cbbf36c8a12da0beea8cd60ee8a9835387",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl+sdf.caravel_user_project",
      "new_id": "974e5f88a41a60bcffe41a498c55271556b4a3e4",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl+sdf.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "f5047d52774d0d49a9ac85bccdd4058aa01916bf",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl.caravel_user_project",
      "new_id": "b4de1bc167a020e52308930f09632532e078c55b",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "da612686a8216571bb4d7f0a485c9722c0b92687",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.rtl.caravel_user_project",
      "new_id": "da51873a720fafb8ad6371f206262dcdcabed509",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.rtl.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "f159b808b8d51b1b8552abdf5e261aff5664c823",
      "old_mode": 33188,
      "old_path": "verilog/rtl/BinMult/BinMultiplier.v",
      "new_id": "05d17540542414779e3b48b91b7bfdb497ae756e",
      "new_mode": 33188,
      "new_path": "verilog/rtl/BinMult/BinMultiplier.v"
    },
    {
      "type": "modify",
      "old_id": "f0090b014ae160ff130f3c0a98051f6ddc919747",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Clocks/clkgate.v",
      "new_id": "ed64ede6168f2e6deba972764f21f1530936b2dd",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Clocks/clkgate.v"
    },
    {
      "type": "modify",
      "old_id": "4ae2746eb44e0930b4933753b1ff31ee762a79a7",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Clocks/clkmux2.v",
      "new_id": "27db9ce7946c701f7bb35f58da23063627ae42d1",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Clocks/clkmux2.v"
    },
    {
      "type": "modify",
      "old_id": "ad41d3d91081193277724c42c646447ca49d146e",
      "old_mode": 33188,
      "old_path": "verilog/rtl/DIGOTA/DIGOTA.v",
      "new_id": "51aa380f6f70f241dfd8038823b42d15834e3e9a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/DIGOTA/DIGOTA.v"
    },
    {
      "type": "modify",
      "old_id": "ef99167239e3ef70820be09e56839774d7b3ed21",
      "old_mode": 33188,
      "old_path": "verilog/rtl/DIGOTA/DiffDIGOTA.v",
      "new_id": "8811836a83a29fb1554c8089e03736960110f4d0",
      "new_mode": 33188,
      "new_path": "verilog/rtl/DIGOTA/DiffDIGOTA.v"
    },
    {
      "type": "modify",
      "old_id": "219f3109a915964f75d2f40e88a6f4f91b22ef09",
      "old_mode": 33188,
      "old_path": "verilog/rtl/WaveTbl/WavePWM.v",
      "new_id": "4ad0979440429e54e51f30bea5cc71691516df13",
      "new_mode": 33188,
      "new_path": "verilog/rtl/WaveTbl/WavePWM.v"
    },
    {
      "type": "modify",
      "old_id": "55d13720cba812ac966b58bc8886e42ba1068ac2",
      "old_mode": 33188,
      "old_path": "verilog/rtl/WaveTbl/WaveTblCosSin.v",
      "new_id": "0bcf0b862c2359ca288ad419780c1b517e4089e4",
      "new_mode": 33188,
      "new_path": "verilog/rtl/WaveTbl/WaveTblCosSin.v"
    },
    {
      "type": "modify",
      "old_id": "d9d11a6746c36109a54b48a285e472ffc6c26dca",
      "old_mode": 33188,
      "old_path": "verilog/rtl/WaveTbl/WaveTblSig.v",
      "new_id": "c897f438af5134d8e42477df4c5bbffe0347b65a",
      "new_mode": 33188,
      "new_path": "verilog/rtl/WaveTbl/WaveTblSig.v"
    },
    {
      "type": "modify",
      "old_id": "7ba57e22cc71f4b5398ab33ea0a041fd573a73dd",
      "old_mode": 33188,
      "old_path": "verilog/rtl/Wishbone/WishboneSlave.v",
      "new_id": "ab4a2020c1aa4ad13cffbd0353946ff60577a2d7",
      "new_mode": 33188,
      "new_path": "verilog/rtl/Wishbone/WishboneSlave.v"
    },
    {
      "type": "modify",
      "old_id": "42c8145c5e166360c901e1c2f000aadc405ed766",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_proj_example.v",
      "new_id": "215fd575311526b48856eecead65d5f7b7fdc657",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_proj_example.v"
    },
    {
      "type": "delete",
      "old_id": "6df1091bfb9f48ab8238718104fa57cf322c9daf",
      "old_mode": 33188,
      "old_path": "verilog/rtl/yosysStdCell/gf180mcu_fd_ip_sram__sram128x8m8wm1.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "delete",
      "old_id": "484732b9fde10b04f65ff1915e66fb12e905040f",
      "old_mode": 33188,
      "old_path": "verilog/rtl/yosysStdCell/gf180mcu_fd_ip_sram__sram512x8m8wm1.v",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "modify",
      "old_id": "5f63b85a722d1d54913af41d2a3a9084267a331b",
      "old_mode": 33188,
      "old_path": "verilog/rtl/yosysStdCell/latch_map.v",
      "new_id": "5c60aca2ec734a79b3f7688caec51dc84b09442b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/yosysStdCell/latch_map.v"
    }
  ]
}