Sign in
foss-eda-tools
/
third_party
/
shuttle
/
gf180mcu
/
mpw-000
/
slot-011
/
c9d82251618bf23c2bad1c74a8e9b8b48e0e121a
commit
c9d82251618bf23c2bad1c74a8e9b8b48e0e121a
[
log
]
author
Matt Venn <matt@mattvenn.net>
Tue Nov 29 15:53:24 2022 +0100
committer
Uri Shaked <uri@urishaked.com>
Sun Dec 04 00:00:10 2022 +0200
tree
f737169146a7b0f2698cd77faa0d115008a620b3
parent
bc6a1129da94f23002e649708b1bacaba124708c
[
diff
]
add clock and reset, comment out ram_bus
verilog/rtl/user_project_wrapper.v
[
diff
]
1 file changed
tree: f737169146a7b0f2698cd77faa0d115008a620b3
.github/
def/
docs/
gds/
lef/
lib/
mag/
maglef/
openlane/
sdc/
sdf/
signoff/
spef/
spi/
verilog/
.gitignore
.gitmodules
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.