Sign in
foss-eda-tools
/
third_party
/
shuttle
/
gf180mcu
/
mpw-000
/
slot-011
/
b0055b5dd1690eae86cf04737f98da69897c02b7
commit
b0055b5dd1690eae86cf04737f98da69897c02b7
[
log
]
author
Uri Shaked <uri@urishaked.com>
Tue Nov 29 15:08:47 2022 +0200
committer
Uri Shaked <uri@urishaked.com>
Sun Dec 04 00:00:10 2022 +0200
tree
47fb31bd925cbb4a03fc1205bdb099de10c73c34
parent
6c1e1a541abc0a8fe28c4e983f79c4cc2debd9ac
[
diff
]
feat: add verispell submodule
.gitmodules
[Added -
diff
]
verilog/rtl/verispell
[Added -
diff
]
2 files changed
tree: 47fb31bd925cbb4a03fc1205bdb099de10c73c34
.github/
def/
docs/
gds/
lef/
lib/
mag/
maglef/
openlane/
sdc/
sdf/
signoff/
spef/
spi/
verilog/
.gitignore
.gitmodules
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.