/root/onehot_fabulous_fpga_on_gf180/lib/user_proj_example.lib
/root/onehot_fabulous_fpga_on_gf180/lib/user_project_wrapper.lib
/root/onehot_fabulous_fpga_on_gf180/openlane/user_project_wrapper/macros/verilog/E_IO_tile.v
/root/onehot_fabulous_fpga_on_gf180/openlane/user_project_wrapper/macros/verilog/LUT4AB_tile.v
/root/onehot_fabulous_fpga_on_gf180/openlane/user_project_wrapper/macros/verilog/N_term_single_tile.v
/root/onehot_fabulous_fpga_on_gf180/openlane/user_project_wrapper/macros/verilog/S_term_single_tile.v
/root/onehot_fabulous_fpga_on_gf180/openlane/user_project_wrapper/macros/verilog/W_IO_tile.v
/root/onehot_fabulous_fpga_on_gf180/sdc/user_proj_example.sdc
/root/onehot_fabulous_fpga_on_gf180/sdc/user_project_wrapper.sdc
/root/onehot_fabulous_fpga_on_gf180/sdf/user_proj_example.sdf
/root/onehot_fabulous_fpga_on_gf180/sdf/user_project_wrapper.sdf
/root/onehot_fabulous_fpga_on_gf180/sdf/multicorner/nom/user_project_wrapper.ff.sdf
/root/onehot_fabulous_fpga_on_gf180/sdf/multicorner/nom/user_project_wrapper.ss.sdf
/root/onehot_fabulous_fpga_on_gf180/sdf/multicorner/nom/user_project_wrapper.tt.sdf
/root/onehot_fabulous_fpga_on_gf180/spef/user_proj_example.spef
/root/onehot_fabulous_fpga_on_gf180/spef/user_project_wrapper.spef
/root/onehot_fabulous_fpga_on_gf180/spef/multicorner/user_project_wrapper.nom.spef
/root/onehot_fabulous_fpga_on_gf180/verilog/includes/includes.gl+sdf.caravel_user_project
/root/onehot_fabulous_fpga_on_gf180/verilog/includes/includes.gl.caravel_user_project
/root/onehot_fabulous_fpga_on_gf180/verilog/includes/includes.rtl.caravel_user_project