)]}'
{
  "commit": "bf540bcdad01a15ea399a3befdc74785cf367e59",
  "tree": "d56c240e2dadd5c7146c67b4ede33aa2231beb9c",
  "parents": [
    "64448e099aa5bb60623fd445ab62181d7847bb75"
  ],
  "author": {
    "name": "gatecat",
    "email": "gatecat@ds0.me",
    "time": "Wed Nov 30 16:19:16 2022 +0100"
  },
  "committer": {
    "name": "gatecat",
    "email": "gatecat@ds0.me",
    "time": "Sun Dec 04 21:10:33 2022 +0100"
  },
  "message": "initial GDS\n\nSigned-off-by: gatecat \u003cgatecat@ds0.me\u003e\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "3b2548730e46a7aa805ae49f44bf9428436c968f",
      "old_mode": 33188,
      "old_path": "Makefile",
      "new_id": "6b1eb38ba9b606db0da9aa81d45e3d6c896efb25",
      "new_mode": 33188,
      "new_path": "Makefile"
    },
    {
      "type": "modify",
      "old_id": "d2efa5442db4c5c8ca190a774941ff11a3924994",
      "old_mode": 33188,
      "old_path": "README.md",
      "new_id": "07561c5612419cb8e2c64a743443a686bbd3bdb5",
      "new_mode": 33188,
      "new_path": "README.md"
    },
    {
      "type": "modify",
      "old_id": "da1a69d550cb41365d971cba99dc58bf9cb0d515",
      "old_mode": 33188,
      "old_path": "gds/user_project_wrapper.gds",
      "new_id": "c77a4f306c14af445044c0a3d76432df6e13c659",
      "new_mode": 33188,
      "new_path": "gds/user_project_wrapper.gds"
    },
    {
      "type": "modify",
      "old_id": "8509a12f9b628c2b4840849934be873947ca71e1",
      "old_mode": 33188,
      "old_path": "openlane/Makefile",
      "new_id": "e1e116fff415248a757dbb997dd61276839e1572",
      "new_mode": 33188,
      "new_path": "openlane/Makefile"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1bc6b0796f695c0f9f997fd6d999c5d31d9d53ab",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/bitcell/gf180mcu_fpga_bitmux.gds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "cfe731089d51bca4e540ead84950524501c1e86b",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/bitcell/gf180mcu_fpga_bitmux.lef"
    },
    {
      "type": "modify",
      "old_id": "57b9f1708546f210fd7c39e044498b3ed5a6c375",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "b089dac94ed658f493ed45f97aa8587bdd2c961c",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "78c72f1023293a63364001c0b91db4dc7c78af57",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/fixed_dont_change/fixed_wrapper_cfgs.tcl",
      "new_id": "79ea816deb2db2119c184453af8cea84fea9850d",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/fixed_dont_change/fixed_wrapper_cfgs.tcl"
    },
    {
      "type": "modify",
      "old_id": "19fe9405df4e4343f6d1779b4dfd78f43e6b0c68",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/macro.cfg",
      "new_id": "af0ef0a2d5aad012fd6bc5ef8987caf1ccab3c37",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macro.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e0cbc3201619dc81bec082bbd6a9673143c7333c",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/gds/E_IO.gds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a222725e988ed4d4e2f2666349f9964294548fa3",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/gds/LUT4AB.gds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "40586a86807e29e6975083e51d870ae81128f63c",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/gds/N_term_single.gds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b0c1f5ed01470e2bc8dd77ef2e7b26e2e54fb411",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/gds/S_term_single.gds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "fa0d1edd4d9d300827048d22feaa8f5233049826",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/gds/W_IO.gds"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "19bab70988b4c32097fe0cae49aec0512a92f5e4",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/lef/E_IO.lef"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "8d5953266723a530363c1f1728671783eeb672a0",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/lef/LUT4AB.lef"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "a188ffc0212127551d99ea649cde0819866a2ed2",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/lef/N_term_single.lef"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "469131d797fd631808d7a1a2047551e5f7b4b443",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/lef/S_term_single.lef"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "e75ad6a3605c57012696860485571df517248c16",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/lef/W_IO.lef"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "09422442be759b15ec3a240e0628276a3ac40254",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/verilog/E_IO_tile.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "58612b694d3d09b6b5c15de2266a2de0e73f8c71",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/verilog/LUT4AB_tile.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7eea34864e8f8c11b405c46c54dc1ab6ee50290e",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/verilog/N_term_single_tile.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "39323877b892982d1f3a76df94451fd8c3363990",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/verilog/S_term_single_tile.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "24c368629d37e81d1ad7d4bf16de67d11374f201",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/macros/verilog/W_IO_tile.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "b419a2b05fe2fdfeae4cb7de3817a178cd761f0d",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.nl.v"
    },
    {
      "type": "modify",
      "old_id": "c47bee1fd7ce411cca9fcc3a37bf39f4b692b541",
      "old_mode": 33188,
      "old_path": "verilog/gl/user_project_wrapper.v",
      "new_id": "1b73f30d0cf6ec660a518c7dd639e59a51bc61fb",
      "new_mode": 33188,
      "new_path": "verilog/gl/user_project_wrapper.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "158dbad6682e64018843cd35ac01dc4c18086522",
      "new_mode": 33188,
      "new_path": "verilog/rtl/eFPGA_top.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "1113ae85746c010df8e0eec889072bce915e7432",
      "new_mode": 33188,
      "new_path": "verilog/rtl/fabric.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "7dae755f37fc8119dcc1dca5aa623d4a75f2c42b",
      "new_mode": 33188,
      "new_path": "verilog/rtl/models_pack.v"
    },
    {
      "type": "modify",
      "old_id": "d16d493a55661e883c4fb92debcc20a4c8e99a56",
      "old_mode": 33188,
      "old_path": "verilog/rtl/user_defines.v",
      "new_id": "91dad5d383987e936f8b9505656974faadd311d2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/user_defines.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2d3c5bf264165740b234117bdab95088c9578b42",
      "new_mode": 33188,
      "new_path": "verilog/rtl/wrapper_gf180.v"
    }
  ]
}