Sign in
foss-eda-tools
/
third_party
/
shuttle
/
gf180mcu
/
mpw-000
/
slot-007
/
205d6f2ceafd513106bc41fa2d4ea6786daad6aa
/
verilog
/
rtl
32287c9
update config.json
by jeffdi
· 2 years, 6 months ago
e45bfdc
Update user_defines.v
by Jeff DiCorpo
· 2 years, 7 months ago
70345f8
efic-255: add verilog/rtl/user_defines.v with all invalid gpio-modes; user required to explicitly configure them
by Risto Bell
· 2 years, 8 months ago
8719f46
[DATA] Update macros (hardened with latest openlane)
by manarabdelaty
· 3 years, 7 months ago
c89cfac
Update to coincide with the most recent commit to the caravel
by Tim Edwards
· 4 years ago
401a14d
Fix syntax error
by manarabdelaty
· 4 years ago
694bfd3
Added the 3 user IRQ lines to the project wrapper and zeroed them
by Tim Edwards
· 4 years ago
609ec98
[DATA] Update views
by manarabdelaty
· 4 years ago
191408b
Add SPDX header
by manarabdelaty
· 4 years ago
f989c64
Corrected the user_project_wrapper verilog to have the correct
by Tim Edwards
· 4 years ago
a7929f3
Added mprj_stimulus test
by manarabdelaty
· 4 years, 1 month ago
a63e2e6
Makefile and RTL updates to run GL sim
by manarabdelaty
· 4 years, 1 month ago
69bd326
Updated DV tests
by manarabdelaty
· 4 years, 1 month ago
d4ec2f0
Example of a full run of user_project_wrapper
by Ahmed Ghazy
· 4 years, 1 month ago