)]}' { "commit": "0c7706434bc7306de2856f815fdcd5ddddb67c92", "tree": "6a341de8d9a44e36f2eecb7db7f448c6436f2ec5", "parents": [ "16e21890a5d1f4b04847dd91ed4b82aa8708d183" ], "author": { "name": "M Ceylan Morgul", "email": "mm4uz@virginia.edu", "time": "Mon Dec 05 17:15:03 2022 -0500" }, "committer": { "name": "M Ceylan Morgul", "email": "mm4uz@virginia.edu", "time": "Mon Dec 05 17:15:03 2022 -0500" }, "message": "Jerry\u0027s\n", "tree_diff": [ { "type": "modify", "old_id": "3b2548730e46a7aa805ae49f44bf9428436c968f", "old_mode": 33188, "old_path": "Makefile", "new_id": "06e42551584dfadd6530965c98af57c5289ba283", "new_mode": 33188, "new_path": "Makefile" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1d93da129df3447b27b9facbf791cc94543ecbe7", "new_mode": 57344, "new_path": "caravel" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "65c43bcff4de426695573fbef44ebd1fd23f2e2b", "new_mode": 33188, "new_path": "clean.sh" }, { "type": "modify", "old_id": "fc72f79123258df9e23b95967fe93214f9ca6135", "old_mode": 33188, "old_path": "def/user_project_wrapper.def", "new_id": "7b57f1447bea8ea778e278edc507f15d505f425c", "new_mode": 33188, "new_path": "def/user_project_wrapper.def" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4a6dfc5b470aed2e8c9e73d035211ee85a257382", "new_mode": 33188, "new_path": "def/wrapped_multiplier_8.def" }, { "type": "delete", "old_id": "345a89023b106f2de74d89bfa21e971bd97e06f0", "old_mode": 33188, "old_path": "def/wrapped_vga_clock.def", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "7e80b6240a0752c07de332361b7f201ad76bdae9", "new_mode": 33188, "new_path": "gds/user_proj_example.gds" }, { "type": "modify", "old_id": "5e850c20bb867f8c4b6343e7e2066c7f6d0a7b0c", "old_mode": 33188, "old_path": "gds/user_project_wrapper.gds", "new_id": "9bdd13bcf317b9b3c8d745e2bdfb4fab3001b278", "new_mode": 33188, "new_path": "gds/user_project_wrapper.gds" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a349463f525c31049909d93e951bbd56a6328baf", "new_mode": 33188, "new_path": "gds/wrapped_multiplier_8.gds" }, { "type": "delete", "old_id": "aec752075380acd2793c16041646c97fb2edeb19", "old_mode": 33188, "old_path": "gds/wrapped_vga_clock.gds", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "modify", "old_id": "8d44d7b0bb23e4d06ce12f545dfb84313dcae8f1", "old_mode": 33188, "old_path": "lef/user_project_wrapper.lef", "new_id": "ba884dd1844ddae22432a6614887e60ec98c6a16", "new_mode": 33188, "new_path": "lef/user_project_wrapper.lef" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "756d40e31ca81d8ccac5ba167ac93b8626537cbf", "new_mode": 33188, "new_path": "lef/wrapped_multiplier_8.lef" }, { "type": "modify", "old_id": "2c39335316e6db0c74a393d7ede4df849acfc186", "old_mode": 33188, "old_path": "lib/user_project_wrapper.lib", "new_id": "26e6edc5a0d06fafba487e994d19ea5f8b0950e6", "new_mode": 33188, "new_path": "lib/user_project_wrapper.lib" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "98892f113a074351667f6f3c8e9e8d6c264cdeae", "new_mode": 33188, "new_path": "lib/wrapped_multiplier_8.lib" }, { "type": "modify", "old_id": "4f3eb269cd7b0347e7d46ea65cab678851528049", "old_mode": 33188, "old_path": "mag/user_proj_example.mag", "new_id": "a05ed80854572501a3734afe97c976c784d1e85c", "new_mode": 33188, "new_path": "mag/user_proj_example.mag" }, { "type": "modify", "old_id": "7080f6e9077205b8013f33b8f4a1ab72a7a7d3d6", "old_mode": 33188, "old_path": "mag/user_project_wrapper.mag", "new_id": "9caa5231817cdd76c4c5714ffb227310279f4e07", "new_mode": 33188, "new_path": "mag/user_project_wrapper.mag" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4fba31f59de32cf5662a2f75421fb36b0c2a97e4", "new_mode": 33188, "new_path": "mag/wrapped_multiplier_8.mag" }, { "type": "modify", "old_id": "6a734dfdbcbf231290813b13a9cbe5b8390c6075", "old_mode": 33188, "old_path": "maglef/user_proj_example.mag", "new_id": "4d63b6de4543554019d5a0fce1bc5f43c8f3168a", "new_mode": 33188, "new_path": "maglef/user_proj_example.mag" }, { "type": "modify", "old_id": "c123c1ebcd58c88b5e28412e027470c23330a6fc", "old_mode": 33188, "old_path": "maglef/user_project_wrapper.mag", "new_id": "5e00d1c7bca76f5d91555a66864463e7f9901886", "new_mode": 33188, "new_path": "maglef/user_project_wrapper.mag" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a2ec5a625f128e9f012ac34e70a672567dab8616", "new_mode": 33188, "new_path": "maglef/wrapped_multiplier_8.mag" }, { "type": "modify", "old_id": "8509a12f9b628c2b4840849934be873947ca71e1", "old_mode": 33188, "old_path": "openlane/Makefile", "new_id": "e1e116fff415248a757dbb997dd61276839e1572", "new_mode": 33188, "new_path": "openlane/Makefile" }, { "type": "modify", "old_id": "e83f17c5a7fea433917e372d11f155005a08cb2a", "old_mode": 33188, "old_path": "openlane/user_project_wrapper/config.tcl", "new_id": "1d4f33e2a50a41a2295ec968fb95e561668f469b", "new_mode": 33188, "new_path": "openlane/user_project_wrapper/config.tcl" }, { "type": "modify", "old_id": "78c72f1023293a63364001c0b91db4dc7c78af57", "old_mode": 33188, "old_path": "openlane/user_project_wrapper/fixed_dont_change/fixed_wrapper_cfgs.tcl", "new_id": "636e68bb9c6b0b0273020a8ec9ea6842b90a1080", "new_mode": 33188, "new_path": "openlane/user_project_wrapper/fixed_dont_change/fixed_wrapper_cfgs.tcl" }, { "type": "modify", "old_id": "7ec581421b90fc8ddb3851f4ee51f532ee955885", "old_mode": 33188, "old_path": "openlane/user_project_wrapper/macro.cfg", "new_id": "2df23e290a2226cd931ebbc018e3db22a59d0419", "new_mode": 33188, "new_path": "openlane/user_project_wrapper/macro.cfg" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4c69bb66185c2042951fd4f29b65d0c3728d5036", "new_mode": 33188, "new_path": "openlane/wrapped_multiplier_8/config.tcl" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "2fda806ab62cbe43d3a6b2844e4bab975333e67b", "new_mode": 33188, "new_path": "openlane/wrapped_multiplier_8/pin_order.cfg" }, { "type": "delete", "old_id": "62e868f16f9e8974297346a7b54274c5179d6570", "old_mode": 33188, "old_path": "openlane/wrapped_vga_clock/config.tcl", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "modify", "old_id": "9ab34fc17c5727990e4de29045f04e806187b8bd", "old_mode": 33188, "old_path": "sdc/user_proj_example.sdc", "new_id": "625bb01451a9afc43ccd9f01a1efd26bf243149d", "new_mode": 33188, "new_path": "sdc/user_proj_example.sdc" }, { "type": "modify", "old_id": "5da3a314109e436cfc0d071b548d6c6b57f8c816", "old_mode": 33188, "old_path": "sdc/user_project_wrapper.sdc", "new_id": "1f31f840238adc2ad11456b1045abfcc8ace6870", "new_mode": 33188, "new_path": "sdc/user_project_wrapper.sdc" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1b4511421dda435784a67082f5aca421ccef05ac", "new_mode": 33188, "new_path": "sdc/wrapped_multiplier_8.sdc" }, { "type": "modify", "old_id": "4a2b557037b9a38cf09152df7e352c0c6e453e2f", "old_mode": 33188, "old_path": "sdf/multicorner/nom/user_project_wrapper.ff.sdf", "new_id": "4a1187eaf71a6b4803f8ef320af93571b9a9b771", "new_mode": 33188, "new_path": "sdf/multicorner/nom/user_project_wrapper.ff.sdf" }, { "type": "modify", "old_id": "3b3afea0a4a37c3d4dc76b99cc57052b98e3343d", "old_mode": 33188, "old_path": "sdf/multicorner/nom/user_project_wrapper.ss.sdf", "new_id": "812574addeebdf93204d11c62b0b074e76029973", "new_mode": 33188, "new_path": "sdf/multicorner/nom/user_project_wrapper.ss.sdf" }, { "type": "modify", "old_id": "e4cca0bfcd81c8c323c5e34719db8249303aff3a", "old_mode": 33188, "old_path": "sdf/multicorner/nom/user_project_wrapper.tt.sdf", "new_id": "c29932ae8e9c3ba3801d83447294cb551ed570a1", "new_mode": 33188, "new_path": "sdf/multicorner/nom/user_project_wrapper.tt.sdf" }, { "type": "modify", "old_id": "3256698106b3e8ca1a3cd9d00cc0d8fa06a05a1f", "old_mode": 33188, "old_path": "sdf/user_proj_example.sdf", "new_id": "4b093a287f1ad517baf48dddf7f75e5812748da4", "new_mode": 33188, "new_path": "sdf/user_proj_example.sdf" }, { "type": "modify", "old_id": "bea9a3cef934cb38490724d2fd3c73340487b170", "old_mode": 33188, "old_path": "sdf/user_project_wrapper.sdf", "new_id": "b54e9beec71cd2e73d45a700afb5e2d24e174910", "new_mode": 33188, "new_path": "sdf/user_project_wrapper.sdf" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "73fc94afa6b6e4a9ec6d3544979577fe7b2ba21e", "new_mode": 33188, "new_path": "sdf/wrapped_multiplier_8.sdf" }, { "type": "modify", "old_id": "f6a4d82a44ff94209e5a4686a672ab42790ae469", "old_mode": 33188, "old_path": "signoff/user_proj_example/metrics.csv", "new_id": "03ababa50556f59f3038cecfe7c68eb1092f7baf", "new_mode": 33188, "new_path": "signoff/user_proj_example/metrics.csv" }, { "type": "modify", "old_id": "fabca1af6e3b12ce34cfcb0189be3805a5e6b28c", "old_mode": 33188, "old_path": "signoff/user_project_wrapper/OPENLANE_VERSION", "new_id": "33889e437debea179e9b6ad9513f12464916b254", "new_mode": 33188, "new_path": "signoff/user_project_wrapper/OPENLANE_VERSION" }, { "type": "modify", "old_id": "59f6ae6a05277596c96a984e5154d59816a10eff", "old_mode": 33188, "old_path": "signoff/user_project_wrapper/PDK_SOURCES", "new_id": "c5eb502ac9881b1064aad18892010e7dddf89614", "new_mode": 33188, "new_path": "signoff/user_project_wrapper/PDK_SOURCES" }, { "type": "modify", "old_id": "e9d14db9ac58ba27cf27756bfa0f80eb1cd142b1", "old_mode": 33188, "old_path": "signoff/user_project_wrapper/metrics.csv", "new_id": "563d1bba312ec2631a07610c46e0182635c9d963", "new_mode": 33188, "new_path": "signoff/user_project_wrapper/metrics.csv" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "33889e437debea179e9b6ad9513f12464916b254", "new_mode": 33188, "new_path": "signoff/wrapped_multiplier_8/OPENLANE_VERSION" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "c5eb502ac9881b1064aad18892010e7dddf89614", "new_mode": 33188, "new_path": "signoff/wrapped_multiplier_8/PDK_SOURCES" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "1954c982b0406dcc0d68309818090fcccd4047ab", "new_mode": 33188, "new_path": "signoff/wrapped_multiplier_8/metrics.csv" }, { "type": "modify", "old_id": "dd72921a0af39f62dabcad3a591eaeddb16ee1a1", "old_mode": 33188, "old_path": "spef/multicorner/user_project_wrapper.nom.spef", "new_id": "a92c831140d0a6c5e05622313e1cd9c47a0856a8", "new_mode": 33188, "new_path": "spef/multicorner/user_project_wrapper.nom.spef" }, { "type": "modify", "old_id": "dd72921a0af39f62dabcad3a591eaeddb16ee1a1", "old_mode": 33188, "old_path": "spef/user_project_wrapper.spef", "new_id": "a92c831140d0a6c5e05622313e1cd9c47a0856a8", "new_mode": 33188, "new_path": "spef/user_project_wrapper.spef" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "4d5bc1a16ed829a42b023fda1cf1c440d7aa239e", "new_mode": 33188, "new_path": "spef/wrapped_multiplier_8.spef" }, { "type": "modify", "old_id": "8e480df540e168b5bf8fa5c0ab0d19b2cc98cd38", "old_mode": 33188, "old_path": "spi/lvs/user_project_wrapper.spice", "new_id": "88b1e02ce37046a0a04150697ba70a8e13faf663", "new_mode": 33188, "new_path": "spi/lvs/user_project_wrapper.spice" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "80df840dd6b52c57908055ef8ba867ce3b72a723", "new_mode": 33188, "new_path": "spi/lvs/wrapped_multiplier_8.spice" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b540495cc9c5967f58f08de5cbbb67ef31c31e37", "new_mode": 33188, "new_path": "verilog/gl/cntr_example.nl.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "b8ff4a71fb2390a2e56ab90155828e15abdf54cd", "new_mode": 33188, "new_path": "verilog/gl/cntr_example.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "06dc187049b6ced55a6ea391834f2d8cc161cd98", "new_mode": 33188, "new_path": "verilog/gl/user_proj_example.nl.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "f7a34d4e81486df85c60280f09df76eda3c07436", "new_mode": 33188, "new_path": "verilog/gl/user_project_wrapper.nl.v" }, { "type": "modify", "old_id": "19e3e48b1541cc7e82ced3fb503879ccecb7a968", "old_mode": 33188, "old_path": "verilog/gl/user_project_wrapper.v", "new_id": "d9082a89ab6094f853af5dc56a95f76d8e5c66bd", "new_mode": 33188, "new_path": "verilog/gl/user_project_wrapper.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "534f9b66fef5e4743298ff42eb89577be4717659", "new_mode": 33188, "new_path": "verilog/gl/wrapped_multiplier_8.nl.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "42b611d5516693485be25914d0b50418db58d6cf", "new_mode": 33188, "new_path": "verilog/gl/wrapped_multiplier_8.v" }, { "type": "delete", "old_id": "dd6f277e714cd2cca46aa05fe8e980d5943978eb", "old_mode": 33188, "old_path": "verilog/gl/wrapped_vga_clock.v", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "modify", "old_id": "284a97cbbf36c8a12da0beea8cd60ee8a9835387", "old_mode": 33188, "old_path": "verilog/includes/includes.gl+sdf.caravel_user_project", "new_id": "05a39abafbd77dc680ef95d974a3632551f92599", "new_mode": 33188, "new_path": "verilog/includes/includes.gl+sdf.caravel_user_project" }, { "type": "modify", "old_id": "f5047d52774d0d49a9ac85bccdd4058aa01916bf", "old_mode": 33188, "old_path": "verilog/includes/includes.gl.caravel_user_project", "new_id": "68bcbd511ea71650a4707b694af3549cc74983ef", "new_mode": 33188, "new_path": "verilog/includes/includes.gl.caravel_user_project" }, { "type": "modify", "old_id": "6e3110030c70ded91b4e30ba2cf974532c3f408c", "old_mode": 33188, "old_path": "verilog/includes/includes.rtl.caravel_user_project", "new_id": "ecb652cf0f2bd03e6adbe57fc13d93b18d3ffc38", "new_mode": 33188, "new_path": "verilog/includes/includes.rtl.caravel_user_project" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "a3cfdeb5bc63bdb710f50d9b6cd7420c0047fb22", "new_mode": 33188, "new_path": "verilog/rtl/cntr_example.v" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "53256bd0a9aa7d6e96b9711c2ab82962548870bd", "new_mode": 33188, "new_path": "verilog/rtl/multilib_8.v" }, { "type": "modify", "old_id": "3537de803dd1d472e447f0791344cbf5c9391455", "old_mode": 33188, "old_path": "verilog/rtl/uprj_netlists.v", "new_id": "c873040d8df3e1190d59890a112c2e035d5a62bd", "new_mode": 33188, "new_path": "verilog/rtl/uprj_netlists.v" }, { "type": "modify", "old_id": "7b56676a3f4a788b57a002d3ef88453af2fd54e5", "old_mode": 33188, "old_path": "verilog/rtl/user_defines.v", "new_id": "e71e931f5557f55143f55aa7dd106e42138ed039", "new_mode": 33188, "new_path": "verilog/rtl/user_defines.v" }, { "type": "modify", "old_id": "7ab691e8c5ac050fe36620b5d03b549317afd243", "old_mode": 33188, "old_path": "verilog/rtl/user_project_wrapper.v", "new_id": "985711bc97bba823389a910c2e839c9fc60a3bac", "new_mode": 33188, "new_path": "verilog/rtl/user_project_wrapper.v" }, { "type": "delete", "old_id": "94d7b8b5b98ed4509907fc7daea14dee0f13da8e", "old_mode": 57344, "old_path": "verilog/rtl/vga-clock", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" }, { "type": "add", "old_id": "0000000000000000000000000000000000000000", "old_mode": 0, "old_path": "/dev/null", "new_id": "6ef0dc096799e0ad2c3f081be922ce49e8f396f1", "new_mode": 33188, "new_path": "verilog/rtl/wrapped_multiplier_8.v" }, { "type": "delete", "old_id": "83d2a6ea1337d1bf4a9a24bb1a6ba5f3d62c304b", "old_mode": 33188, "old_path": "verilog/rtl/wrapped_vga_clock.v", "new_id": "0000000000000000000000000000000000000000", "new_mode": 0, "new_path": "/dev/null" } ] }