Sign in
foss-eda-tools
/
third_party
/
shuttle
/
gf180mcu
/
mpw-000
/
slot-004
/
83ea57a8eaf859a213cfaa3985e5bba182175b77
commit
83ea57a8eaf859a213cfaa3985e5bba182175b77
[
log
]
author
andylithia <thelithcore@gmail.com>
Mon Dec 05 06:51:37 2022 -0500
committer
andylithia <thelithcore@gmail.com>
Mon Dec 05 06:51:37 2022 -0500
tree
71ba79644512bfb1a3e22afac5738300aa373bfb
parent
ea82b884383407a62ac967886b5b78d67561fb4e
[
diff
]
Modified user_defines.v
verilog/rtl/user_defines.v
[
diff
]
1 file changed
tree: 71ba79644512bfb1a3e22afac5738300aa373bfb
.github/
def/
docs/
gds/
lef/
lib/
mag/
maglef/
openlane/
sdc/
sdf/
signoff/
spef/
spi/
verilog/
.gitignore
LICENSE
Makefile
README.md
README.md
Caravel User Project
:exclamation: Important Note
Please fill in your project documentation in this README.md file
Refer to
README
for this sample project documentation.