)]}'
{
  "commit": "ff8b94f1db13086520f5d5b5cd8b2a298abb28dd",
  "tree": "94056fdd6f5953a652671acc171ed60c77a26b1d",
  "parents": [
    "658681205a417ba0643f9264740bf2774a77e6ef"
  ],
  "author": {
    "name": "Greg Davill",
    "email": "greg.davill@gmail.com",
    "time": "Sun Dec 04 02:29:33 2022 +1030"
  },
  "committer": {
    "name": "Greg Davill",
    "email": "greg.davill@gmail.com",
    "time": "Sun Dec 04 02:29:33 2022 +1030"
  },
  "message": "rtl: Use specific cells for scanchain\n\n- Add RAM IP block for RF/CSR storage\n",
  "tree_diff": [
    {
      "type": "delete",
      "old_id": "94a3ced5d4bf3f3ca2eb747d4067a8faaa85ab56",
      "old_mode": 33188,
      "old_path": "openlane/tiny_user_project/config.json",
      "new_id": "0000000000000000000000000000000000000000",
      "new_mode": 0,
      "new_path": "/dev/null"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "f09173b9afe005a9e4dcdf1ffaa9e4107dca1168",
      "new_mode": 33188,
      "new_path": "openlane/tiny_user_project/config.tcl"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "ac06333ed093a8d7b143e0b33e583ec7f4d232d5",
      "new_mode": 33188,
      "new_path": "openlane/tiny_user_project/macro.cfg"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "890237381df27a4dcb7d08f2fbf5d2d5a79552aa",
      "new_mode": 33188,
      "new_path": "openlane/tiny_user_project/pdn.tcl"
    },
    {
      "type": "modify",
      "old_id": "d68969d4a0959f309a969e470246bd50a1059767",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl+sdf.caravel_user_project",
      "new_id": "79e71125934e65573e8448278415eb67909b9d47",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl+sdf.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "0bbcd8d7eac048e435f8849cfc508ffcb3cf24c1",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.gl.caravel_user_project",
      "new_id": "3235e89c1293c6ff6ada338b947ae89e0778c2c5",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.gl.caravel_user_project"
    },
    {
      "type": "modify",
      "old_id": "898b5cb19ca50ae62ebf5f73638bc846b19d03c6",
      "old_mode": 33188,
      "old_path": "verilog/includes/includes.rtl.caravel_user_project",
      "new_id": "cc97d00f96abc6a6f8c17cff41a6c8a6d31ab792",
      "new_mode": 33188,
      "new_path": "verilog/includes/includes.rtl.caravel_user_project"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "2a0fbdad9215ed5e619dcc4dd53e9a1739d1c1c2",
      "new_mode": 33188,
      "new_path": "verilog/rtl/gf180mcu_fd_sc_mcu7t5v0_bb.v"
    },
    {
      "type": "add",
      "old_id": "0000000000000000000000000000000000000000",
      "old_mode": 0,
      "old_path": "/dev/null",
      "new_id": "653eaa2c387b3ffa7bdd6415d6c9244f6b903336",
      "new_mode": 33188,
      "new_path": "verilog/rtl/serv_rf_ram_gf180.v"
    },
    {
      "type": "modify",
      "old_id": "0095ec54a92d3b587ac5daa93c0a5bd5093d6a07",
      "old_mode": 33188,
      "old_path": "verilog/rtl/top.v",
      "new_id": "b3d84fdc45ac28345e8c2f36ab6590348c985aa3",
      "new_mode": 33188,
      "new_path": "verilog/rtl/top.v"
    }
  ]
}