Google Git
Sign in
foss-eda-tools / third_party / shuttle / gf180mcu / mpw-000 / slot-001 / 796f1870650384b57af0c0c266233ec291965e20
commit796f1870650384b57af0c0c266233ec291965e20[log] [tgz]
authortinybot <bot@tinytapeout.com>Sat Dec 03 01:34:44 2022 +0000
committertinybot <bot@tinytapeout.com>Sat Dec 03 01:34:44 2022 +0000
tree0690e1e98c953859d440e2a866ba5505ac3901f1
parent1412d26fd88984d20607aca7ee0c0dacc272f593 [diff]
harden project [skip ci]
15 files changed
tree: 0690e1e98c953859d440e2a866ba5505ac3901f1
  1. .github/
  2. def/
  3. docs/
  4. gds/
  5. lef/
  6. mag/
  7. maglef/
  8. openlane/
  9. scripts/
  10. sdc/
  11. sdf/
  12. signoff/
  13. spef/
  14. spi/
  15. verilog/
  16. .gitignore
  17. .gitmodules
  18. configure.py
  19. info.yaml
  20. LICENSE
  21. Makefile
  22. README.md
README.md

GF180 MPW0 Serv

An award winning CPU design fit into the GF180 MPW0 Shuttle.

To keep the design simple this project places a Serv CPU with a scan-chain around it connecting it's wishbone bus which is a combination of data and instructions out via I/O pins.

Another I/O pin is responsible for handling clock and reset. Operation will run as follows:

  1. Using an external controller, load in default values for the wishbone bus, bring serv out of reset and clock it.
  2. Latch in and scan out the wishbone bus values. Handle any requests.
  3. Scan in data from the request and clock serv.
  4. Goto 2.

In this manner we should be able to implement external peripherals like UARTs, timers, and GPIOs. The external controller can be a microcontroller, FPGA, or the caravel harness SoC.