)]}'
{
  "commit": "6254d133ca6979a493f0d12495f758135423bc22",
  "tree": "b1bf2e0537e68bcaddf99bf1ab731d6fcace76dc",
  "parents": [
    "ed545f83e62462d10e964a4f2af2d5a0cf5df00f"
  ],
  "author": {
    "name": "Greg Davill",
    "email": "greg.davill@gmail.com",
    "time": "Sun Dec 04 15:31:55 2022 +1030"
  },
  "committer": {
    "name": "Greg Davill",
    "email": "greg.davill@gmail.com",
    "time": "Sun Dec 04 15:31:55 2022 +1030"
  },
  "message": "cfg: Experimenting with SRAM IP config\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "f09173b9afe005a9e4dcdf1ffaa9e4107dca1168",
      "old_mode": 33188,
      "old_path": "openlane/tiny_user_project/config.tcl",
      "new_id": "8a33cad7ae580a6a21bf19a979d32ea12a0a0e25",
      "new_mode": 33188,
      "new_path": "openlane/tiny_user_project/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "ac06333ed093a8d7b143e0b33e583ec7f4d232d5",
      "old_mode": 33188,
      "old_path": "openlane/tiny_user_project/macro.cfg",
      "new_id": "2a86b9f48e818f4152e05b767133bed998ed5c8f",
      "new_mode": 33188,
      "new_path": "openlane/tiny_user_project/macro.cfg"
    },
    {
      "type": "modify",
      "old_id": "d4e4d143d9d4767f45d30d4fe21ffb5253a794e7",
      "old_mode": 33188,
      "old_path": "openlane/user_project_wrapper/config.tcl",
      "new_id": "4a3872c84405cb2628619cebedbec09ae7c58d0f",
      "new_mode": 33188,
      "new_path": "openlane/user_project_wrapper/config.tcl"
    },
    {
      "type": "modify",
      "old_id": "2a0fbdad9215ed5e619dcc4dd53e9a1739d1c1c2",
      "old_mode": 33188,
      "old_path": "verilog/rtl/gf180mcu_fd_sc_mcu7t5v0_bb.v",
      "new_id": "e1546cbb0066a6525f63a0498bdd3543f67e3001",
      "new_mode": 33188,
      "new_path": "verilog/rtl/gf180mcu_fd_sc_mcu7t5v0_bb.v"
    },
    {
      "type": "modify",
      "old_id": "653eaa2c387b3ffa7bdd6415d6c9244f6b903336",
      "old_mode": 33188,
      "old_path": "verilog/rtl/serv_rf_ram_gf180.v",
      "new_id": "af0a91034f08dec9f907a2b05f47424921ec29c5",
      "new_mode": 33188,
      "new_path": "verilog/rtl/serv_rf_ram_gf180.v"
    }
  ]
}