)]}'
{
  "id": "9b5182f669e7d3a6ad530f9d8c56295125b5bfd6",
  "entries": [
    {
      "mode": 33261,
      "type": "blob",
      "id": "1bb9ad1f50a16f123e0e9e0dd5b5cd1af2783370",
      "name": "fix_digital_lef.py"
    },
    {
      "mode": 33261,
      "type": "blob",
      "id": "661e4f83629d45e9f42e99efab602564164c6a2d",
      "name": "fix_io_lef.py"
    },
    {
      "mode": 33261,
      "type": "blob",
      "id": "5576eb1b3c8b85bfaba2638bd8b27228fac8afb3",
      "name": "fix_related_bias_pins.py"
    },
    {
      "mode": 33261,
      "type": "blob",
      "id": "3874d8efc8f6bc0cf81f8e9653fde0ec7da823e7",
      "name": "fix_techlef.py"
    },
    {
      "mode": 33188,
      "type": "blob",
      "id": "dd0395a1ea84ab25a94a34f61ee0dd2a8dbc855c",
      "name": "gds_import_io.tcl"
    },
    {
      "mode": 33261,
      "type": "blob",
      "id": "2472a02b7c0a60ea84096e16d0c123ac76d2939d",
      "name": "inc_verilog.py"
    },
    {
      "mode": 33261,
      "type": "blob",
      "id": "e6446abdcca325f8898afa754c31b7c33b2e709e",
      "name": "make_minmax_techlef.py"
    }
  ]
}