)]}'
{
  "commit": "7d5c22f2e8c7f86b26d4ae034add06cab1f72e7b",
  "tree": "4b9a2012d2de4ed3e9a189fa76d73964805f7dc3",
  "parents": [
    "3f0cdbaffd33a37f36a25d11cf086bd085015964"
  ],
  "author": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Fri Nov 20 15:12:13 2020 -0500"
  },
  "committer": {
    "name": "Tim Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Fri Nov 20 15:12:13 2020 -0500"
  },
  "message": "Corrected latchup DRC rules for nwells to include the special pnp layer\nfor the pnp transistor base, so that it does not flag a false positive\nerror.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "311608729f8a8c1f5c428c157f4ac8d5fb482f66",
      "old_mode": 33188,
      "old_path": "VERSION",
      "new_id": "9d8637ce268567aa7ca8edb1d1327e6786de3726",
      "new_mode": 33188,
      "new_path": "VERSION"
    },
    {
      "type": "modify",
      "old_id": "1316fd02d75bf6eba05ac61c5473c19a886e9678",
      "old_mode": 33188,
      "old_path": "sky130/magic/sky130.tech",
      "new_id": "6295f7d658d9a49505f29c22d728489994ad2585",
      "new_mode": 33188,
      "new_path": "sky130/magic/sky130.tech"
    }
  ]
}