)]}'
{
  "commit": "4d004a98790dbffee2f4c725606ca580495921b4",
  "tree": "90770ec34d69dde49515571adef740674b66c0f5",
  "parents": [
    "f4731948ed7bb478ce2f822499bc65d8058e7a99"
  ],
  "author": {
    "name": "R. Timothy Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Mon Sep 01 21:08:16 2025 -0400"
  },
  "committer": {
    "name": "R. Timothy Edwards",
    "email": "tim@opencircuitdesign.com",
    "time": "Mon Sep 01 21:08:16 2025 -0400"
  },
  "message": "Made a small change to the library compiler scripts so that if they\nare presented with a single already-compiled library file, they\nkeep it rather than delete it.  Also:  Revised the gf180mcu Makefile\nto correct for the complete change in structure of the OSU 3.3V\nlibrary repository.  The OSU standard cell libraries should now\ncompile and install properly again.\n",
  "tree_diff": [
    {
      "type": "modify",
      "old_id": "1eb314ef6c9d1b4496e0c30f31af4fb8877941b0",
      "old_mode": 33188,
      "old_path": "VERSION",
      "new_id": "d1e85342ef29ed874eea98396cc3ad716dfa71d3",
      "new_mode": 33188,
      "new_path": "VERSION"
    },
    {
      "type": "modify",
      "old_id": "6c5235a1fc690347ea32b0805d60b9bc8a73216b",
      "old_mode": 33261,
      "old_path": "common/create_gds_library.py",
      "new_id": "96874bcbca05a4749b912e39ed0df7e51d6865b1",
      "new_mode": 33261,
      "new_path": "common/create_gds_library.py"
    },
    {
      "type": "modify",
      "old_id": "3834296864a8ab748d606241a307e22d6c6a3216",
      "old_mode": 33261,
      "old_path": "common/create_lef_library.py",
      "new_id": "7c9f5cc3d15bea735d9d9cfafebe38c52c91264d",
      "new_mode": 33261,
      "new_path": "common/create_lef_library.py"
    },
    {
      "type": "modify",
      "old_id": "b2ed03739c27cb5415695e9d5036af65d7df83cb",
      "old_mode": 33261,
      "old_path": "common/create_spice_library.py",
      "new_id": "c145c5f2d4492d782ef207d36d95f11fa68108d7",
      "new_mode": 33261,
      "new_path": "common/create_spice_library.py"
    },
    {
      "type": "modify",
      "old_id": "39d671bdcad497db8801aaf515a3aa6626610375",
      "old_mode": 33261,
      "old_path": "common/create_verilog_library.py",
      "new_id": "d5aa63c41805e5bfc80108f74e8b1502f36c8d31",
      "new_mode": 33261,
      "new_path": "common/create_verilog_library.py"
    },
    {
      "type": "modify",
      "old_id": "ddbf5f7f872973148857021404676ed1ecd3396a",
      "old_mode": 33261,
      "old_path": "common/foundry_install.py",
      "new_id": "5a53278ac26789218e619f8e0e0b7cb423e62706",
      "new_mode": 33261,
      "new_path": "common/foundry_install.py"
    },
    {
      "type": "modify",
      "old_id": "59fa46b8ec83b256054b868e309a6d57ef32fff3",
      "old_mode": 33188,
      "old_path": "gf180mcu/Makefile.in",
      "new_id": "1872dfccb432784fdae96f1a2a6a0750d92fa0b5",
      "new_mode": 33188,
      "new_path": "gf180mcu/Makefile.in"
    }
  ]
}