// Created by ihdl | |
module NAND4_X1 (A1, A2, A3, A4, ZN); | |
input A1; | |
input A2; | |
input A3; | |
input A4; | |
output ZN; | |
not(ZN, i_12); | |
and(i_12, i_13, A4); | |
and(i_13, i_14, A3); | |
and(i_14, A1, A2); | |
specify | |
(A1 => ZN) = (0.1, 0.1); | |
(A2 => ZN) = (0.1, 0.1); | |
(A3 => ZN) = (0.1, 0.1); | |
(A4 => ZN) = (0.1, 0.1); | |
endspecify | |
endmodule |