flow/synth_snpsRISCV/hdl/adder.sv

module adder (input [31:0] a, b,
              output [31:0] y);
   
   assign y = a + b;
   
endmodule // adder