blob: f232fda8a45e2eb43c5c8444acb09d6c95e5d36d [file] [log] [blame]
/**
* Copyright 2020 The SkyWater PDK Authors
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* https://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*
* SPDX-License-Identifier: Apache-2.0
*/
`ifndef SKY130_FD_SC_LP__UDP_DFF_PR_PP_PKG_SN_V
`define SKY130_FD_SC_LP__UDP_DFF_PR_PP_PKG_SN_V
/**
* udp_dff$PR_pp$PKG$sN: Positive edge triggered D flip-flop with
* active high
*
* Verilog primitive definition.
*
* WARNING: This file is autogenerated, do not modify directly!
*/
`timescale 1ns / 1ps
`default_nettype none
`ifdef NO_PRIMITIVES
`include "./sky130_fd_sc_lp__udp_dff_pr_pp_pkg_sn.blackbox.v"
`else
primitive sky130_fd_sc_lp__udp_dff$PR_pp$PKG$sN (
Q ,
D ,
CLK ,
RESET ,
SLEEP_B ,
NOTIFIER,
KAPWR ,
VGND ,
VPWR
);
output Q ;
input D ;
input CLK ;
input RESET ;
input SLEEP_B ;
input NOTIFIER;
input KAPWR ;
input VGND ;
input VPWR ;
reg Q;
table
// D CLK RESET SLEEP_B NOTIFIER KAPWR VGND VPWR : Qt : Qt+1
* b 0 1 ? 1 0 1 : ? : - ; // data event, hold unless CP==x
? (?0) 0 1 ? 1 0 1 : ? : - ; // CP => 0, hold
? b (?0) 1 ? 1 0 1 : ? : - ; // R => 0, hold unless CP==x
? ? 1 1 ? 1 0 1 : ? : 0 ; // async reset
0 r ? 1 ? 1 0 1 : ? : 0 ; // clock data on CP
1 r 0 1 ? 1 0 1 : ? : 1 ; // clock data on CP
0 (x1) ? 1 ? 1 0 1 : 0 : 0 ; // possible CP, hold when D==Q==0
1 (x1) 0 1 ? 1 0 1 : 1 : 1 ; // possible CP, hold when D==Q==1
0 x ? 1 ? 1 0 1 : 0 : 0 ; // unkown CP, hold when D==Q==0
1 x 0 1 ? 1 0 1 : 1 : 1 ; // unkown CP, hold when D==Q==1
? b (?x) 1 ? 1 0 1 : 0 : 0 ; // R=>x, hold when Q==0 unless CP==x
0 ? x 1 ? 1 0 1 : 0 : 0 ; // Not covered by R->X line
x 0 x 1 ? 1 0 1 : 0 : 0 ; // Not covered by R->X line
1 0 x 1 ? 1 0 1 : 0 : 0 ; // Not covered by R->X line
* ? ? 0 ? 1 0 ? : ? : - ; // ignore the edges on data
? ? ? 0 ? 1 0 * : ? : - ; // Retain state during sleep
? ? * 0 ? 1 0 ? : ? : - ; // Retain state during sleep
? * ? 0 ? 1 0 ? : ? : - ; // Retain state during sleep
? 0 b f ? 1 0 1 : ? : - ; // Retain state entering sleep
? 0 0 r ? 1 0 1 : ? : - ; // Retain state exiting sleep
? 0 x * ? 1 0 1 : ? : x ; // SLEEPB cannot change if clear is unknown
? 1 ? * ? 1 0 1 : ? : x ; // SLEEPB cannot change unless CLK is low
? x ? * ? 1 0 1 : ? : x ; // SLEEPB cannot change unless CLK is low
? ? ? * ? 1 0 x : ? : x ; // SLEEPB cannot change unless VPWR is high
? ? ? * ? 1 0 0 : ? : x ; // SLEEPB cannot change unless VPWR is high
// ['IfDef(functional)', ''] ? ? ? 1 * 1 0 1 : ? : - ; // any change on notifier
// ['Else', ''] ? ? ? 1 * 1 0 1 : ? : x ; // any change on notifier
// ['EndIfDef(functional)', ''] ? ? ? ? ? * ? 1 : ? : x ; // any change on kapwr
? ? ? ? ? ? * 1 : ? : x ; // any change on vgnd
endtable
endprimitive
`endif // NO_PRIMITIVES
`default_nettype wire
`endif // SKY130_FD_SC_LP__UDP_DFF_PR_PP_PKG_SN_V