blob: 3015ec48dd459ba4af1450d016eca03ddbdc3d03 [file] [log] [blame]
/**
* Copyright 2020 The SkyWater PDK Authors
*
* Licensed under the Apache License, Version 2.0 (the "License");
* you may not use this file except in compliance with the License.
* You may obtain a copy of the License at
*
* https://www.apache.org/licenses/LICENSE-2.0
*
* Unless required by applicable law or agreed to in writing, software
* distributed under the License is distributed on an "AS IS" BASIS,
* WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
* See the License for the specific language governing permissions and
* limitations under the License.
*
* SPDX-License-Identifier: Apache-2.0
*/
`ifndef SKY130_FD_SC_HS__UDP_DFF_PR_PP_PG_V
`define SKY130_FD_SC_HS__UDP_DFF_PR_PP_PG_V
/**
* udp_dff$PR_pp$PG: Positive edge triggered D flip-flop with active
* high
*
* Verilog primitive definition.
*
* WARNING: This file is autogenerated, do not modify directly!
*/
`timescale 1ns / 1ps
`default_nettype none
`ifdef NO_PRIMITIVES
`include "./sky130_fd_sc_hs__udp_dff_pr_pp_pg.blackbox.v"
`else
primitive sky130_fd_sc_hs__udp_dff$PR_pp$PG (
Q ,
D ,
CLK ,
RESET,
VPWR ,
VGND
);
output Q ;
input D ;
input CLK ;
input RESET;
input VPWR ;
input VGND ;
reg Q;
table
// D CLK RESET VPWR VGND : Qt : Qt+1
* b 0 1 0 : ? : - ; // data event, hold unless CP==x
? (?0) 0 1 0 : ? : - ; // CP => 0, hold
? b (?0) 1 0 : ? : - ; // R => 0, hold unless CP==x
? ? 1 1 0 : ? : 0 ; // async reset
0 r ? 1 0 : ? : 0 ; // clock data on CP
1 r 0 1 0 : ? : 1 ; // clock data on CP
0 (x1) ? 1 0 : 0 : 0 ; // possible CP, hold when D==Q==0
1 (x1) 0 1 0 : 1 : 1 ; // possible CP, hold when D==Q==1
0 x ? 1 0 : 0 : 0 ; // unkown CP, hold when D==Q==0
1 x 0 1 0 : 1 : 1 ; // unkown CP, hold when D==Q==1
? b (?x) 1 0 : 0 : 0 ; // R=>x, hold when Q==0 unless CP==x
? ? ? * ? : ? : x ; // Q => X on any change on vpwr
? ? ? ? * : ? : x ; // Q => X on any change on vgnd
endtable
endprimitive
`endif // NO_PRIMITIVES
`default_nettype wire
`endif // SKY130_FD_SC_HS__UDP_DFF_PR_PP_PG_V