| { |
| "description": "Scan delay flop, inverted set, non-inverted clock, complementary outputs.", |
| "file_prefix": "sky130_fd_sc_hs__sdfsbp", |
| "library": "sky130_fd_sc_hs", |
| "name": "sdfsbp", |
| "parameters": [], |
| "ports": [ |
| [ |
| "signal", |
| "CLK", |
| "input", |
| "" |
| ], |
| [ |
| "signal", |
| "D", |
| "input", |
| "" |
| ], |
| [ |
| "signal", |
| "Q", |
| "output", |
| "" |
| ], |
| [ |
| "signal", |
| "Q_N", |
| "output", |
| "" |
| ], |
| [ |
| "signal", |
| "SCD", |
| "input", |
| "" |
| ], |
| [ |
| "signal", |
| "SCE", |
| "input", |
| "" |
| ], |
| [ |
| "signal", |
| "SET_B", |
| "input", |
| "" |
| ], |
| [ |
| "power", |
| "VPWR", |
| "input", |
| "supply1" |
| ], |
| [ |
| "power", |
| "VGND", |
| "input", |
| "supply0" |
| ] |
| ], |
| "type": "cell", |
| "verilog_name": "sky130_fd_sc_hs__sdfsbp" |
| } |