)]}'
{
  "commit": "7abde00cd31d510c8bf984c525f2908003978be7",
  "tree": "2453b546e60c8e5656e28072d82f23a716acede3",
  "parents": [
    "1dc32e3940b584a6ef4356aa7c4131920d991bf3",
    "05d4cd52b636938bf1f2b6db61e995e3b71bb073"
  ],
  "author": {
    "name": "Tim \u0027mithro\u0027 Ansell",
    "email": "me@mith.ro",
    "time": "Fri Oct 02 10:01:02 2020 -0700"
  },
  "committer": {
    "name": "Tim \u0027mithro\u0027 Ansell",
    "email": "tansell@google.com",
    "time": "Fri Oct 02 10:01:02 2020 -0700"
  },
  "message": "verilog: Fixing ordering of ports in primitives.\n\nVerilog requires the first signal in a primitive\u0027s pin list must be the output.\n\nSigned-off-by: Tim \u0027mithro\u0027 Ansell \u003ctansell@google.com\u003e\n",
  "tree_diff": []
}