| { |
| "creator": "Yosys 0.9+2406 (git sha1 46ed0db2, clang 7.0.1-8 -fPIC -Os)", |
| "modules": { |
| "sky130_fd_sc_hdll__xor2": { |
| "attributes": { |
| "top": 1, |
| "src": "./cells/xor2/sky130_fd_sc_hdll__xor2.functional.v:35.1-53.10" |
| }, |
| "ports": { |
| "X": { |
| "direction": "output", |
| "bits": [ 2 ] |
| }, |
| "A": { |
| "direction": "input", |
| "bits": [ 3 ] |
| }, |
| "B": { |
| "direction": "input", |
| "bits": [ 4 ] |
| } |
| }, |
| "cells": { |
| "$xor$./cells/xor2/sky130_fd_sc_hdll__xor2.functional.v:50$1": { |
| "hide_name": 1, |
| "type": "$xor", |
| "parameters": { |
| "A_SIGNED": 0, |
| "A_WIDTH": 1, |
| "B_SIGNED": 0, |
| "B_WIDTH": 1, |
| "Y_WIDTH": 1 |
| }, |
| "attributes": { |
| "src": "./cells/xor2/sky130_fd_sc_hdll__xor2.functional.v:50.9-50.43" |
| }, |
| "port_directions": { |
| "A": "input", |
| "B": "input", |
| "Y": "output" |
| }, |
| "connections": { |
| "A": [ 4 ], |
| "B": [ 3 ], |
| "Y": [ 2 ] |
| } |
| } |
| }, |
| "netnames": { |
| "A": { |
| "hide_name": 0, |
| "bits": [ 3 ], |
| "attributes": { |
| "src": "./cells/xor2/sky130_fd_sc_hdll__xor2.functional.v:43.12-43.13" |
| } |
| }, |
| "B": { |
| "hide_name": 0, |
| "bits": [ 4 ], |
| "attributes": { |
| "src": "./cells/xor2/sky130_fd_sc_hdll__xor2.functional.v:44.12-44.13" |
| } |
| }, |
| "X": { |
| "hide_name": 0, |
| "bits": [ 2 ], |
| "attributes": { |
| "src": "./cells/xor2/sky130_fd_sc_hdll__xor2.functional.v:42.12-42.13" |
| } |
| }, |
| "xor0_out_X": { |
| "hide_name": 0, |
| "bits": [ 2 ], |
| "attributes": { |
| "src": "./cells/xor2/sky130_fd_sc_hdll__xor2.functional.v:47.10-47.20" |
| } |
| } |
| } |
| } |
| } |
| } |