{
  "creator": "Yosys 0.9+2406 (git sha1 46ed0db2, clang 7.0.1-8 -fPIC -Os)",
  "modules": {
    "sky130_fd_sc_hdll__and2": {
      "attributes": {
        "top": 1,
        "src": "./cells/and2/sky130_fd_sc_hdll__and2.functional.v:33.1-51.10"
      },
      "ports": {
        "X": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "A": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 4 ]
        }
      },
      "cells": {
        "$and$./cells/and2/sky130_fd_sc_hdll__and2.functional.v:48$1": {
          "hide_name": 1,
          "type": "$and",
          "parameters": {
            "A_SIGNED": 0,
            "A_WIDTH": 1,
            "B_SIGNED": 0,
            "B_WIDTH": 1,
            "Y_WIDTH": 1
          },
          "attributes": {
            "src": "./cells/and2/sky130_fd_sc_hdll__and2.functional.v:48.9-48.43"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 3 ],
            "B": [ 4 ],
            "Y": [ 2 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "./cells/and2/sky130_fd_sc_hdll__and2.functional.v:41.12-41.13"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "./cells/and2/sky130_fd_sc_hdll__and2.functional.v:42.12-42.13"
          }
        },
        "X": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "./cells/and2/sky130_fd_sc_hdll__and2.functional.v:40.12-40.13"
          }
        },
        "and0_out_X": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "./cells/and2/sky130_fd_sc_hdll__and2.functional.v:45.10-45.20"
          }
        }
      }
    }
  }
}