verilog: Fixing spurious `wire 1'b0` definition in lpflow_inputisolatch. Fixes https://github.com/google/skywater-pdk/issues/178. Signed-off-by: Tim 'mithro' Ansell <me@mith.ro> Signed-off-by: Tim Edwards <tim@opencircuitdesign.com>