Added file mapping arguments to build script for Verilog-processing scripts

Signed-off-by: Grzegorz Latosinski <glatosinski@antmicro.com>
1 file changed